

MAILAM ENGINEERING COLLEGE

Mailam(po),Villupuram(dt.) Pin: 604 304 (Approved by AICTE, New Delhi, Affiliated to Anna University Chennai & Accredited by TCS) Department of Electrical & Electronics Engineering

SUB CODE / NAME: EE 8353 / ELECTRON DEVICES AND CIRCUITS YEAR / SEC : II/A&B

me

SYLLABUS

UNIT I PN JUNCTION DEVICES

PN junction diode -structure, operation and V-I characteristics, diffusion and transition capacitance - Rectifiers - Half Wave and Full Wave Rectifier,- Display devices- LED, Laser diodes, Zener diode characteristics- Zener Reverse characteristics - Zener as regulator

UNIT II TRANSISTORS AND THYRISTORS

BJT, JFET, MOSFET- structure, operation, characteristics and Biasing UJT, Thyristors and IGBT -Structure and characteristics. UNIT III AMPLIFIERS

BJT small signal model - Analysis of CE, CB, CC amplifiers- Gain and frequency response -MOSFET small signal model-Analysis of CS and Source follower - Gain and frequency response- High frequency analysis. UNIT IV MULTISTAGE AMPLIFIERS AND DIFFERENTIAL AMPLIFIER

BIMOS easeade amplifier, Differential amplifier - Common mode and Difference mode analysis - FET input stages - Single tuned amplifiers - Gain and frequency response - Neutralization methods, power amplifiers -Types (Qualitative analysis). UNIT V FEEDBACK AMPLIFIERS AND OSCILLATORS

Advantages of negative feedback - voltage / current, series , Shunt feedback - positive feedback - Condition for oscillations, phase shift - Wien bridge, Hartley, Colpitts and Crystal oscillators. TEXT BOOKS:

1. David A. Bell, "Electronic devices and circuits", Oxford University higher education, 5th edition 2008. 2. Sedra and smith, "Microelectronic circuits",7th Ed., Oxford University Press.

	Part - A				Part B & Part C				
Unit	Q. No	Page No.	Q. No	Page No.	Q. No	Page No.	Q. No	Page No.	Mon/Year
01	75	п	73	11	6	27	8,12	36.42	Dec-2017
	22				3	19	15	46	
	13	- 11	74	11	5	23	8	36	
02 03	27						12	42	May-2018
	21	50	60	57	9	72	4	64	Dec-2017
					21	94	20	92	
	27	50	33	51	9,11	72,77	4	61	Nr. 1444
	51	103	36	101	14	84	13	126	May-2018
					16	131	26	143	Dec-2017
	50	103	52	104	2	106	-0	143	
	28	143	27	143	6	152	1	104	May-2018
04					0	133	10	171	Dec-2017
	29	143	17	141	2	170			
05	39	193	26	101		159	8	167	May-2018
				171		207	3	199	Dec-2017
					16	218	17	218	
	24	190	26		1	193			
		190	35	192	5	203	6	205	
					18	219	19	200	May-2018

Prepared By A.Muthuraman, AP/EEE 4 al

M.Saravana Kumar, AP/EEE

erified By 6.3

Verified By 211610 .01 HOD/EEE

Approved By

Principal

UNIT-I Two Marks Question & Answer

1.Define valence electron.

Electrons that are in shells close to nucleus are tightly bounced to the atom and have low energy. Where as electrons that are in shells farther from the nucleus have large energy and less tightly bound to the atom. Electrons with highest energy level exist in the outermost shell of an atom. These electrons determine the electrical and chemical characteristic of each particular type of atom. These electrons are known as valence electrons.

2. What is meant by energy band?

In a single isolated atom, the electron in any orbit possesses define energy. Due to an interaction between atoms the electrons in a particular orbit of one atom have slightly different energy levels from electrons in the same orbit of an adjoining atom. This is due to the fact that no two electrons see exactly the same pattern of surrounding charges. Since there are billions of electrons in any orbit, slightly different energy levels form a cluster or band known as energy band.

3.Define conduction band.

The conduction band is defined as the range of energies possessed by conduction electrons.

4.Define valence band.

Valence band is defined as the range of energies possessed by valence electros.

5. What are conductors, Insulators and semiconductors?

A conductor is a material, which easily allows the flow of electric current. The best conductors are copper, silver, gold and aluminum.

An Insulator is a material that does not conduct electric current. In these materials valence electrons are tightly bound to the atoms.

A semiconductor is a material that has an electrical conductivity that lies between conductors and insulators. A semiconductor in it's pure state is neither a good conductor not a good insulator. The most common semiconductors are silicon, Germanium, and carbon.

6. What are the classifications of semiconductors?

Semiconductors are classified as intrinsic and extrinsic semiconductors. A pure semiconductor is called intrinsic semiconductor. A doped semiconductor is called extrinsic semiconductor.

7. What is meant by doping? How the extrinsic semiconductors are classified?

The process of adding impurities to a semiconductor is known as doping.

- (a) n-type semiconductor
- (b) p-type semiconductor

8. Howa *n*-type semiconductor can be obtained?

A n-type semiconductor can be obtained by adding pentavalent impurities to an intrinsic semiconductor. These are atoms with five valence electrons. Typical examples for pentavalent atoms are Arsenic. Phosphorous, Bismuth and Antimony.

9. How a p-type semiconductor can be obtained?

A p-type semiconductor can be obtained by adding trivalent impurities to an intrinsic semiconductor. These are atoms with three valence electrons. Typical examples for trivalent atoms are boron(B),indium(In) and gallium(Ga).

10.Define Fermi level.

Fermi level is the energy at which the probability of occupation by an electron is exactly 0.5.

11.What is the energy band gap of silicon and Germanium at 300°K?

For Germanium 0.66_ev For Silicon 1.12_ev

12. How anpn junction is formed?

The pn junction diode formed by two blocks of a semiconductor material; one of p-type material and the other of n-type material.

13. What is depletion region?

When a pn junction is formed free electrons from the n-side diffuse across the junction, and fill the holes on the p-side and create positive ions. Similarly the holes from p-side diffuse across the junction and recombine with electrons in n-side and create negative ions. Since negative ions are created on p-side of the junction, the region close to the junction acquires a negative charge. Similarly the positive ions created on the n-side gives a positive charge near the junction. As these charges build up a point is reached where the total negative charge in p-region repels any further diffusion of electrons (negatively charged particals) into the p-region (like charges repels) and the diffusion stops. At this point the positive ions on n-side and negative ions on p-side are immobile (fixed). They cannot serve as current carriers. That is the region is almost completely depleted of carriers. This region near the junction is called the depletion region. The width of the depletion region is about $1_{\mu m}(10^{-6}m)$.

14. What is barrier potential?

The intimate contact between p and n materials from a depletion layer near the junction. Since the depletion layer contains positive charges on the right side of the pn junction and negative ions on the left side of the pn-junction an electric field is formed. The electric field producers a barrier to the free flow of electrons in the n-region, and energy must be spent to move an electron through the electric field. That is an external energy must be applied to move an electro through the electric field. The external energy depends on the potential difference of the electric field across the depletion region. This potential difference which is required to move electrons through the electric field is known as barrier potential (V_{\circ}) and it is expressed in volts.

15. What is the barrier potential for Ge and Si?

The barrier potential for GE is 0.3V and for Si 0.7V.

16. What is meant by forward bias?

When the positive terminal of a battery is connected to p- side of the device and the negative terminal is connected to n-side of the device then the device is said to be forward biased.

17. What is meant by reverse bias?

When the negative terminal of a battery is connected to p-side device and positive terminal is connected to n-side then the device is said to be reverse biased.

18. What is meant by break down voltage?

If the reverse biased voltage is increased, the velocity of minority charge carriers crossing the junction increases. These carriers acquire high kinetic energy and collide with the atom. As a result the valence electron in the atom observes sufficient energy and leaves the parent atom. These additional carriers also get sufficient energy from the applied reverse biased and collide with other atom and generate some more carriers. This collision and generation of carriers is a cumulative effect, which result in large amount of reverse current. This phenomena, known as breakdown occurs at a particular reverse voltage for a pn junction. This known as reverse breakdown voltage.

19. Draw the symbol of a diode.



20. Draw the V-I characteristics of a diode.



21. Define static and dynamic resistance of a diode.

The static resistance R_F of a diode is defined as the ratio V/I of the voltage to the current that can be obtained byt finding the reciprocal of the slope of a line joining yhe operating point to the orgin. But it is not a useful parameter as the resistance varies widely with V and I. The dyanamic resistance rf is defined as the reciprocal of the slope of volt-ampere characteristics.

 $r_f = dV/dI$

22. What are the applications of a diode? (May / June 2016)(Nov/Dec 2016)

In rectification, clampers, clippers, switching circuits, comparators, voltage doublers and diode gates.

23. Draw the symbol of Zener Diode?



24.In what region of the V-I characteristics, the zener diode is operated?

The zener diode is a pn junction device that is designed to operate in reverse breakdown region.

25. How much voltage appears across a zener diode when it is forward biased?

For silicon diode the voltage is 0.7V. For germanium diode is 0.3V.

26. How the breakdown voltage of a zener diode is set during manufacture?

The breakdown voltage of a zener diode is set by controlling the doping level during manufacture.

27.What is avalanche breakdown?

When a pn junction is reverse biased, the minority carriers constitute the flow of reverse saturation current through the diode. These carriers acquires energy from applied potential and collide with crystal ion. This collision generates an electron-hole pair. The additional pair generated acquires sufficient energy and generates another electron-hole pair, by collision. Thus each new charge carrier in turn produces additional charge carriers by breaking covalent bonds. As a result the number of charge carriers avalanches and results in breakdown.

28. What is meant by Zener breakdown?

When the p and n-regions are heavily doped, the width of the depletion region becomes very small.As a result, a small voltage (around5V) can produce high electric field intensity within the narrow depletion region. It may be recall that

$$Electricfi \quad eld \ \ int \ \ ensity \ \ = \ \frac{\text{Re} \ \ verseVolta \ \ ge}{Widthofdep \ \ letionlaye \ \ r}$$

Under the influence of high electric field intensity direct rupture of covalent bonds takes place. The new electron- hole pairs thus created increase the reverse saturation current

29.Plot the V-I characteristics of a zener diode.



30.What are the different types of voltage regulators?

Based on how regulating element is connected to the load, voltage regulators are classified as

- i) Series regulator
- ii) Shunt regulator
- iii) Switch-mode regulators or switched mode power supply(SMPS)

31.What are the applications of the zener diode?

Zener diodes are used as voltage regulators and voltage limiters.

32.Explain how a reverse biased pn junction exhibits a capacitor?

The width of the depletion layer can be controlled using reverse biased voltage. Since the depletion layer is an insulator, the pn junction can be thought of as a parallel plate capacitor and p and n regions act like plates of a capacitor (p-region positive plate, n-region negative plate).

33.Discuss how capacitance varies with reverse biased voltage.

The depletion region increases as reverse voltage applied to diode increases. Since capacitance varies inversely with dielectric thickness($C_T = \frac{EA}{w}$; as w increases c decreases), the junction capacitance will decrease as the voltage across pn junction increases.

34. What is the principal of working of an LED?

It works based on electroluminescence, a process that changes an electric input to a light output, the opposite of photovoltaic effect.

35.What materials are used to construct an LED

Gallium arsenide(G_aA_s) Gallium Phosphide(G_aP) Gallium arsenide phosphide (G_aA_sP) Aluminium gallium arsenide(AlG_aA_s)

36.What are the applications of LED?

i) LED_s are more popularly used in displayed clocks, audio and video equipments, traffic lights.

ii) It is also used as light source in optical fiber communication.

37. Define PNjunction.

When a p type semiconductor is joined to a N type semiconductor the contact surface is called PN junction.

38. Define rectifier.

It is a device which converts alternating current into direct current.

39. Define knee voltage.

It is the forward voltage of a PN diode at which the current thorough the junction starts increasing rapidly.

40. Define breakdown voltage.

It is the reverse voltage of a PN junction diode at which the junction breaks down with sudden rise in the reverse current

41. Mention the type of rectifier circuits.

(i)Half wave rectifier (ii)Full wave rectifier

(a) centre tap rectifier

(b)Bridge rectifier

46. Explain the Half wave circuit.

Half wave rectifiercircuit consists of oneSemiconductor DiodeD₁andload ResistanceRL.Thatis currentwillflow during positive half cycleandno currentwill be conductedduring negative half cycle.

47.Listthe advantages offull bridgerectifier.

1. Centre-tappedtransformeris notneeded.

2.For thesamesecondary voltage, theoutputis doubled thanthatof the centre-tapcircuit.

48.Comparebetween halfwaveand fullwave rectifiers.

1. The efficiency of a full wave rectifier is double that of a half wave rectifier

2. Theripple factor is largeand frequencyof voltageis low ina half waverectifier, hencethe waveform cannot be easilysmoothedwhereas infull wave rectifier,thefrequencyis largetherefore canbefilteredeasilywithsimplefiltering circuits.

49. Define ripple factor

The ripple factor is a measure of purity of the dc output of a rectifier and is defined as

rms value of the component of wave

r = ------Average or dc value

50. Define rectifier efficiency.

The rectification efficiency tells us what percent of total input ac power is converted into useful output power. Thus rectification efficiency is defined as

 $\eta = \frac{P_{dc}}{P_{ac}}$ $\eta = \frac{dcpowerdeliveredtoland}{acinputpowerfrom transformerse condary}$

51. Define voltage regulation

Voltage regulation is a measure of the ability of a rectifier to maintain a specified output voltage with the variation of load resistance and is following and is defined as follows.

Voltage regulation = $\frac{\text{output at no load} - \text{Output at no load}}{\text{Output at no load}}$

52. Defineknee/cut-in/thresholdvoltageofa PN diode.

It is the forward voltage applied across the PN diode below which practically no current flows.

53.DifferentiatebetweenbreakdownvoltageandPIVof aPN diode.

The breakdownvoltageof a PN diodeis thereverse voltageapplied to itatwhichthe PNjunction

breaks downwithsudden riseinreverse current. Whereas,the peakinversevoltage (PIV)is themaximumreverse voltagethat canbe applied to the PN junctionwithoutdamage to the junction.

Sl.no	Zener Breakdown	Avalanche Breakdown			
1	Breakdownoccurs dueto heavily dopedjunctionand appliedstrong electricfield.	Breakdownoccurs dueto avalanche multiplicationbetween thermally generatedions.			
2.	Dopinglevelis high.	Dopinglevelis low.			
3.	Breakdownoccurs atlower voltagecomparedto avalanche breakdown.	Breakdownoccurs at higher voltage.			

54. Differentiateavalancheandzener breakdowns.(May 2017)

55. Definetransitioncapacitance of a diode.

TransitionCapacitance (CT)or Space-charge Capacitance:When a PN- junctionis reversebiased,thedepletionregionactslikeaninsulator or as a dielectric.

The P- and N-regionsoneitherside havelow resistance and actas the plates. Henceitissimilar to a parallel-platecapacitor. This junction capacitance is called transition or space-charge capacitance (C_T).

It is given by $C_T = \epsilon A/D$

Where, A = Cross-sectional area of depletion region.

D=Width(or)thickness of depletionregion.

Itstypical value s 40 pF.

56. Listsomeapplicationsof zener diode.

Zenerdiodefindswide commercial and industrial applications. Some of their common applications are:

 \Box As voltage regulators.

 \Box As peakclippers or voltagelimiters.

 \Box For waveshaping.

□For meter protectionagainst damagefromaccidentalapplication of excessivevoltage.

Asafixed reference voltage in a network for biasing and comparison purposes and for calibrating voltmeters.

57.Stateanyfour advantages of LED

□ Theyaresmallinsize.

□ Lightinweight and low cost.

□ Mechanically rugged.

□Low operating temperature.

 \Box Switchontime is very small.

□ Availableindifferent colours.

□ They havelonger life compared to lamps.

□Linearityis better.

 \Box Compatible with ICs.

59.Statesome disadvantages of LED.

 $\label{eq:outputpowergets} \Box Outputpowergets affected by the temperature radiation.$

 \Box Quantum efficiency is low.

Gets damaged due to over –voltageandover-current.

60.Listtheapplications of LED.

 \Box Theyare used in various types of displays.

□ Theyare used as sourcein opto-couplers.

 \Box Usedininfraredremote controls.

Usedas indicator lamps.

Usedas indicators inmeasuring devices.

61. Definerectifier.Mentionthetypes of Rectifier:

A rectifier is a circuit that converts AC into pulsing DC. It uses unidirectional conducting devices like PN diodes.

Rectifiers are classified into types based on the conduction of AC input.

□ Half wave rectifier(HWR).

□Full wave rectifier (FWR).

62. Defineripplefactor of arectifier.

The purpose of arectifier is to convertACinto DC. Butthepulsating output of arectifier contains a DC component and anAC component, called ripple.

The ratio of RMS value of AC componentsto theDCcomponentintherectifier outputiscalled 'ripple factor'.

The ripple factor is very important indeciding the effectiveness of a rectifier. It indicates the purity of the DC power output. The smaller the ripple factor, the lesser the effective AC component and hence more effective is the rectifier.

63. DefineTUF of arectifier.

Mostof therectifiercircuits makeuseof transformer whose secondary feeds the ACpower. Thetransformerrating is necessary to design a powersupply.

Transformer utilization factor (TUF) is defined as theratio of DC power delivered to the load to the AC power rating of transformer secondary.

64. Givetheadvantages and disadvantages of HWR and FWR. Half WaveRectifier (HWR) Advantages

Simple circuit.Lowcost.Disadvantages.

Rectification efficiency is low(40.6%).
Very high amount of ripple (γ= 1.21)
Low TUF (0.287)
Saturation of transformer coreoccurs

66. Whatis voltage regulator?

Avoltageregulator is a circuit which makes the rectifier-filteroutput voltage constant regardless of the variations in the input voltage or load.

67. What is LASER?

LASER is similar to that of a SCR except the light triggering. It has a window and lens which focuses light on the gate junction area.

68. Give the applications of LASER.(May 2017)

- > Optical light controls
- > Phase control
- > In relays
- > Motor control

69. Define diode resistance. (May / June 2016)

Diode resistance – Forward bias resistance – Reverse bias resistance.

Static resistance = Ratio of forward bias voltage to current at any point on forward characteristics Dynamic resistance = Ratio change in forward bias voltage to change in forward reverse current

70. Draw the symbol of the following devices. a)PN diode, b)Zener diode, c)LED, d)UJT (Nov / Dec 2015) PN diode:

Zener diode

LED



71. Calculate the diffusion capacitance for a silicon diode with a 15mA forward current if the charge carrier transit time is 70 sec. (Nov / Dec 2015)

$$C_D = \frac{\tau * I}{\eta V_T} = \frac{70 \times 10^{-9} \times 15 \times 10^{-3}}{2 \times 26 \times 10^{-3}} = 20.19 nF$$

72. A silicon diode has a saturation current 7.5 μ A at room temperature 300K.Find the saturation current at 400k.

 $I_{o1}{=}7.5~x~10{\text{-}}6~A$ at $T_1{=}300^{o}~K{=}27^{o}~C$ and $T_2{=}400~^{o}K{=}127^{o}~C$ The saturation current current at 400°K is

$$I_{02} = I_{01} \times 2^{\frac{\Delta T}{10}}$$

=7.5 X 10⁻⁶ X 2^{(127-27)/10}
=7.68mA

73.What is diffusion capacitance of PN junction? (Nov/Dec 2017,April/May 2018)

The junction behaves like a capacitor. The capacitance, which exists in a forward-biased junction, is called a *diffusion* or *storage capacitance*. The diffusion capacitance arises due to the arrangement of minority carrier density and its value is much larger than the depletion layer capacitance.

74. What is hole current in PN diode?(April/May 2018)

When voltage is applied to the ends of semiconductor holes (positively charged)are attracted towards negative polarity and causes current to flow in conventional direction (positive to negative). This is called hole current.

75. Find the current I in the following circuit.(Nov/Dec 2017)



Assume the diodes to be of silicon and forward resistance of diodes to be zero.

I = (E1-E2)/R

I = (24-4)/2000

I = 1 mA

The current I is 1mA.

<u>16 Marks</u>

1) With a neat diagram explain the working of a PN junction diode in forward bias And reverse bias and show the effects of temperature on its VI characteristics (NOV/DEC 2012), (May / June 2016), (Nov / Dec 2015)

A **PN junction** is formed from a piece of semiconductor (Ge or Si) by diffusing p-type material (Acceptor impurity Atoms) to one half side and N type material to (Donar Impurity Atoms) other half side. The plane dividing the two zones is known as 'Junction'.

The P-region of the semiconductor contains a large number of holes and N region, contains a large number of electrons. A PN junction just immediately formed is shown in Fig.



When PN junction is formed, there is a tendency for the electrons in the N-region to diffuse into the p-region, and holes from P-region to N-region. This process is called diffusion. While crossing the junction, the electrons and holes recombines with each other, leaving the immobile ions in the neighborhood of the junction neutralized as shown in Fig.



These immobile + ve and -ve ions, set up a potential across the junction. This potential is called potential barrier or junction barrier. Due to the potential barrier no further diffusion of electrons and holes takes place across the junction. Potential barrier is defined as a potential difference built up across the PN junction which restricts further movement of charge carriers across the junction. The potential barrier for a silicon PN junction is about 0.7 volt, whereas for Germanium PN junction is approximately 0.3 volt.

Symbol of Diode:

The symbol of PN junction diode is shown in Fig .The P-type and N-type regions are referred to as Anode and Cathode respectively. The arrowhead shows the conventional direction of current flow when the diode is forward biased.



Working of PN Junction Diode:

Forward Bias:

When the positive terminal of the external battery is connected to the P-region and negative terminal to the N-region, the PN junction is said to be forward biased as shown in Fig.



When the junction is forward biased, the holes in the p-region are repelled by the positive terminal of the battery and are forced to move towards the junction. similarly the electrons in the N-region are repelled by the negative terminal of the battery and are forced to move towards the-junction.

This reduces the width of the depletion layer and barrier potential. If the applied voltage is greater than the potential barrier v_r , then the majority carriers namely holes in P-region and electrons in N-region, cross the barrier. During crossing some of the charges get neutralized the remaining charges after crossing, reach the other side and constitute current in the forward direction. The PN junction offers very low resistance under forward biased condition.

Since the barrier potential is very small (nearly 0.7 V for silicon and 0.3 V for Germanium junction), a small forward voltage is enough to completely eliminate the barrier. once the potential barrier is eliminated by the forward voltage, a large current starts flowing through the PN junction.

Reverse Bias:



When the positive terminal of the external battery is connected to the N-region and negative terminal to the p-region, the PN junction is said to be reverse biased. When the junction is reverse biased, the holes in the P-region are attracted by the negative terminal of the battery. Similarly the electrons in the N-region are attracted by the positive terminal of the external battery. This increases the width of the depletion layer and barrier potential (Vs).

The increased barrier potential makes it very difficult for the majority carriers to diffuse across the junction. Thus there is no current due to majority carriers in a reverse biased PN junction. In other words, the PN junction offers very high resistance under reverse biased condition.

In a reverse biased PN junction, a small amount of current (in μA) flows through the junction because of minority carriers. (i.e., electrons in the P-region and holes in the N region). The reverse current is small because the number of majority carrier in both regions is small.



V-l characteristics of PN-Junction Diode:

A graph between the voltage applied across the PN junction and the current flowingthrough the junction is called the V-I characteristics of PN junction diode. Fig. shows the V-I characteristics of PN junction diode.

Forward Characteristics:

Fig. (a) shows the circuit arrangement for drawing the forward V-I characteristics of PN junction diode. To apply a forward bias, the +ve terminal of the battery is connected to Anode (A) and the negative terminal of the battery is connected to Cathode (K). Now, when supply voltage is increased the circuit current increases very slowly and the curve is non linear (region-OA).

The slow rise in current in this region is because the external applied voltage is used to overcome the barrier potential (0.7 V for Si; 0.3V for Ge) of the PN junction' However once the potential barrier is eliminated and the external supply voltage is increased further, the current flowing through the PN junction diode increases rapidly (region AB). This region of the curve is almost linear. The applied voltage should not be increased beyond a certain safe limit, otherwise the diode willburnout.

The forward voltage at which the current through the PN junction starts increasing rapidly is called by **knee voltage**. It is denoted by the letter V_B .

Reverse Characteristics:

Fig (b) shows the circuit arrangement for drawing the reverse V-I characteristics of PN junction diode. To apply a reverse bias, the +ve terminal of the battery is connected to cathode (K) and - ve terminal of the battery is connected to anode (A).

Under this condition the potential buried at the junction is increased. Therefore the junction resistance becomes very high and practically no. current flows through the circuit. However in actual practice, a very small current (of the order of μA) flows in the circuit. This current is called reverse current and is due to minority carriers. It is also called as reverse saturation current (I). The reverse current increases slightly with the increase in reverse bias supply voltage.

If the reverse voltage is increased continuously at one state (marked by point C on the reverse characteristics) breakdown of junction occurs and the resistance of the barrier regions falls suddenly. Consequently the reverse current increases rapidly (as shown by the curve CD in the current) to a large value. This may destroy the junction permanently. The reverse voltage at which the PN junction breaks is called as break down voltage.

Temperature effects

The cut in voltage decreases as the temperature increases. The reverse saturation currrent increases.

$$I_{02} = 2^{(\Delta T/_{10})} I_{01}$$

 I_{01}, I_{02} are the reverse current at $T_1^{\circ}C, T_2^{\circ}C$

 $\Delta T = T_2 - T_{1.}$

The voltage equivalent of temperature V_T also increases. The reverse breakdown voltage increases.

2. Explain the construction &working principle of Zener diode.

Break down mechanisms in semiconductor devices:(May / June 2016), (Nov / Dec 2015)

There are three types of breakdown mechanisms in semiconductor devices.

- 1. Avalanche Breakdown.
- 2. Zener Breakdown.
- 3. Thermal Breakdown

1. Avalanche breakdown:

When there is no bias applied to the diode, there are certain numbers of thermally generated carriers. When bias is applied, electrons and holes acquire sufficient energy from the applied potential to produce new carriers by removing valence electrons from their bonds. These thermally generated Carriers acquire additional energy from the applied bias. They strike the lattice and impart some Energy to the valence electrons. So the valence electrons will break away from their parent atom and become free carriers. These newly generated additional carriers acquire more energy from the potential (since bias is applied). So they again strike the lattice and create more number of free electrons and holes. This process goes on as long as bias is increased and the number of carriers is large, the current flowing through the diode which is proportional to free carriers also increases and when this current is large, avalanche breakdown will occur.

2. Zener breakdown:

Now if the electric field is very strong to disrupt or break the covalent bonds, there will be sudden Increase in the number of free carriers and hence large current and consequent breakdown. Even If thermally generated carriers do not have sufficient energy to break the covalent bonds, the Electric field is very high, then covalent bonds are directly broken. This is *Zener Breakdown*. A Junction having narrow depletion layer and hence high the depletion region is narrow and will have high field intensity, to cause Zener breakdown.

3. Thermal breakdown:

If a diode is biased and the bias voltage is well within the breakdown voltage at room temperature, there will be certain amount of current which is less than the breakdown current. Now keeping the Bias voltage as it is, if the temperature is increased, due to the thermal energy, more number of Carriers will be produced and finally breakdown will occur. This is Thermal Breakdown. In zener breakdown, the covalent bonds are ruptured. But the covalent bonds of all the Atoms will not be ruptured.

Only those atoms, which have weak covalent bonds such as an atom at the surface which is not surrounded on all sides by atoms, will be broken.

But if the field strength is not greater than the critical field, when the applied voltage is removed, normal covalent Bond structure will be more or less restored. This is Avalanche Breakdown. But if the field strength is very high, so that the covalent bonds of all the atoms are broken, then normal structure will not be achieved, and there will be large number of free electrons. This is **Zener Breakdown**.

In Avalanche Breakdown, only the excess electron, loosely bound to the parent atom will become free electron because of the transfer of energy from the electrons possessing higher energy.

Zener Diode is a specially designed PN junction diode. A reverse biased, heavily doped PN junction diode which is operated in the breakdown region is known as zener diode. It is also called a voltage regulator diode or breakdown diode.



Fig. shows the symbol of zener diode. It is similar to the PN junction diode except that its bar is just turned into Z-shape.Fig. shows a practical equivalent circuit of a zener diode. This circuit shows that a zener diode is equivalent to a battery with voltage (V_z) called zener voltage in series with a resistance (r_z) called zener resistance.

Working of Zener Diode: V-l Characteristics:

Forward bias:

Fig. shows the arrangement for forward bias. The positive terminal of the battery is connected to the Anode (A) and negative terminal of the battery is connected to the Cathode (K). When the applied voltage is zero, no current flows through the zener diode. When the forward biasing voltage is increased the potential barrier is reduced and the current starts flowing in the circuit.



The forward V-I characteristics graph is shown in Fig.3.9. The forward current increases slowly up to the knee voltage. Beyond this voltage the current increases sharply with increase in applied voltage. Thus under forward bias condition zener diode acts like an ordinary PN junction diode.



Vz= Zenear breakdown voltage

I z (min)=A minimum value of zener current called break-over current.

I _{z(max)} =A maximum value of zener current above which the zener diode may be changed.

Reverse bias:

Fig. shows the arrangement for reverse bias. The negative terminal of the battery is connected to the anode (A) and positive terminal of the battery is connected to Cathode (K).

Fig. shows the reverse V-I characteristics of zener diode. Under reverse biascondition a small reverse current flows through the zener diode. When a reverse voltage across a zener diode is increased, a critical voltage called break down voltage is reached at which the reverse current increases sharply as shown by the curve PQ in Fig.

This breakdown voltage is called zener breakdown voltage or simply zener voltage. This voltage (V_z) is almost constant over the operating region. The ability of a diode is called regulating ability and is an important feature of a zener diode. It maintain, an essentially a constant voltage across its terminals over a specified range of zener current values.



3. Explain the working of a Zener diode as a regulator?(May 2017)(Nov/Dec 2017)

This ability to control itself can be used to great effect to regulate or stabilize a voltage source against supply or load variations. The fact that the voltage across the diode in the breakdown region is almost constant turns out to be an important application of the zener diode as a voltage regulator. The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_Z(min)$ value in the reverse breakdown region.



A dc voltage regulator using a zener diode is shown in Fig. Here the load is connected across the zener diode. As said before there are two types of regulation: load regulation and line regulation.

line regulation

Any increase in the input voltage above the breakdown voltage of the zener diode, causes corresponding increase in the current through the series resistor R_S . Since the zener diode is now in breakdown region, the extra current from the supply, flows through it and not through R_L . Therefore I_L remains constant and V_o remains constant. Thus the diode protects the load from the input (line) voltage variations

Limitations of zener diode regulator :

- The output voltage remains constant only when the input voltage is sufficiently large so that the voltage across the zener is Vz.
- There is limit to the maximum current that we can pass through the zener. If Visis increased enormously, Iz, increases and hence breakdown will occur.
- Voltage regulation is maintained only between these limits, the minimum current and the maximum permissible current through the zener diode. Typical values are from 10m A to 1 ampere.

4. What is halfwave rectifier? Explain the working principle with neat sketch? (Nov / Dec 2015)(Nov/Dec 2016)

Rectifiers are a class of circuits whose purpose is to convert ac waveforms (usually sinusoidal and with zero average value) into a waveform that has a significant non-zero average value (dc component). Simply stated, rectifiers are ac-to-dc energy converter circuits. Most rectifier circuits employ diodes as the principal elements in the energy conversion process; thus the almost inseparable notions of diodes and rectifiers.

uncontrolled rectifier.

uncontrolled refers to the absence of any control signal necessary to operate the primary switching elements (diodes) in the rectifier circuit. (The discussion of controlled rectifier circuits, and the controlled switches themselves, is more appropriate in the context of power electronics applications). Rectifiers are the fundamental building block in dc power supplies of all types and in dc power transmission used by some electric utilities.

There are two types of rectifiers:

Half Wave (HW) rectifier Full Wave (FW) rectifier

Half -wave Rectifier:

It consists of a single diode in series with a load resistor. The input to half waverectifier is supplied from the 50 Hz a.c supply. The circuit diagram for halfwave rectifier is shown in fig.



Positive half cycle:

During the positive half cycle of the input signal the anode of the diode becomes positive with respect to the cathode and hence the diode D conducts. For an ideal to the cathode and hence the diode D conducts. For an ideal diode, the forward voltage drop is zero. So the whole-input voltage will appear across load resistance R_L .

Negative half cycle:

During negative half cycle of the input signal, the anode of the diode becomes negative with respective to the cathode and hence the diode D does not contact. For an ideal diode the impedance by the diode is infinity. So the whole input voltage appears across the diode D. hence the voltage drop across R, is zero.

Analysis of Half wave rectifier:

Let Vi be the input voltage to the rectifier

 $V_i = V_m sin\omega t$

Where,

 V_m = Maximum value of the input voltage.

Let I be the current flowing though the circuit when the diode is conducting.

$$i = \begin{cases} l_m sin\omega t & For \ 0 \le \omega t \le \pi \\ 0 & For \pi \le \omega t \le 2\pi \end{cases}$$

Where

$$I_m = Maximum value of the current \\ I_m = \frac{V_m}{R_F + R_L}$$

Where

 R_F -Forward dynamic resistance of diode. R_L -Load resistance.

(a)Average or DC value of output current (I_{dc}):

From Fig., it is seen that the output current is not steady but contains fluctuations even though it is DC current. The average value of this fluctuating current is called DC current (I_{dc}). It can be calculated as follows.

Average value = (Area under the curve / Period)

$$I_{dc} = \frac{1}{2\pi} \int_0^{2\pi} i \, d(\omega t)$$
$$I_{dc} = \frac{1}{2\pi} \left[\int_0^{\pi} I_m * \sin\omega t \, d(\omega t) \right]$$

$$I_{dc} = \frac{1}{2\pi} [-\cos\omega t]_0^{\pi} = \frac{I_m}{2\pi} [-\cos\pi - (-\cos\theta)] = \frac{I_m}{2\pi} [-(-1) - (-1)] = \frac{I_m}{\pi}$$
$$I_{dc} = \frac{V_m}{\pi (R_F + R_L)}$$

(b) Average or DC output voltage (V₀):

$$V_{\rm dc} = \frac{I_{\rm m}}{\pi} \times R_{\rm L} = \frac{V_{\rm m}}{\pi}$$

(c) RMS value of output current (Irms):

$$I_{rms} = \sqrt{\frac{1}{2\pi} \int_{0}^{\pi} i^{2} d(\omega t)} = \sqrt{\frac{1}{2\pi} \int_{0}^{\pi} I_{m}^{2} \sin^{2} \omega t * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{2\pi} \int_{0}^{\pi} \left(\frac{1 - \cos 2\omega t}{2}\right) * d(\omega t)}$$
$$= \sqrt{\frac{I_{m}^{2}}{4\pi} \int_{0}^{\pi} d(\omega t) - \int_{0}^{\pi} \cos 2(\omega t) * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{4\pi} \left[\omega t_{0}^{\pi} - \left(\frac{\sin 2\omega t}{2}\right)_{0}^{\pi}\right]}$$

$$=\sqrt{\frac{I_{m}^{2}}{4\pi}\left[(\pi-0)-\left(\frac{\sin 2\pi}{2}-\frac{\sin 0}{2}\right)\right]}=\sqrt{\frac{I_{m}^{2}}{4\pi}\left[(\pi-0)-0\right]}=\sqrt{\frac{I_{m}^{2}}{4\pi}}=\frac{I_{m}}{2}$$

(d) Rectification Efficiency (η):

Rectification efficiency (**η**) = $\frac{I_{dc}^2 \times R_L}{I_{rms}^2 \times R_L} = \frac{\frac{I_m^2}{\pi^2} \times R_L}{\frac{I_m^2}{2} \times R_L} = \frac{I_m^2/\pi^2 \times R_L}{I_m^2/4 \times R_L} = \frac{4}{\pi^2} = 0.406$

(e) Ripple Factor (γ):

$$\gamma = \frac{I'_{\rm rms}}{I_{\rm dc}} = \sqrt{\frac{I^2_{\rm rms} - I^2_{\rm dc}}{I^2_{\rm dc}}} = \sqrt{\left(\frac{I_{\rm rms}}{I_{\rm dc}}\right)^2 - 1} = \sqrt{\left(\frac{I_{\rm rms}/2}{I_{\rm m}/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{4} - 1} = \mathbf{1.21}$$

(f) Peak inverse Voltage (PIV):

Peak inverse voltage is defined as the maximum voltage that is applied across the Diode when the diode is reverse biased. [n case of half wave rectifier, maximum Voltage across the diode when it is not conducting is equal to V_m .

From factor:

$$FF = \frac{rmsvalue}{averagevalue} = \frac{\pi}{2} = 1.57$$

 $PIV = V_m$

Peak factor:

$$PF = \frac{V_m}{\left(\frac{V_m}{2}\right)} = 2$$

Transformer utilization factor:

$$TUF = \frac{P_{dc}}{P_{ac}}(Transformerse condary rated) = 0.287$$

Disadvantages of HWR:

- Low output because one half cycle only delivers output
- ➢ A.C. component more in the output
- > Requires heavy filter circuits to smooth out the output **Peak inverse Voltage**

5. Explain the operation of full wave rectifier with center tap transformer. Also derive the following for this transformer.

i) Dc output voltage

ii) Dc output current

iii)RMS output voltage. (Apr/May 2018)

In FWR, current flows through the load during both half cycles of the input a.c. supply. Like the half wave circuit, a full wave rectifier circuit produces an output voltage or current which

is purely DC or has some specified DC component. Full wave rectifiers have some fundamental advantages over their half wave rectifier counterparts. The average (DC) output voltage is higher than for half wave, the output of the full wave rectifier has much less ripple than that of the half wave rectifier producing a smoother output waveform.

Full Wave Rectifier:

A full wave rectifier is an electronic circuit which converts AC voltage into a

pulsating DC voltage using both half cycles of the applied AC voltage. A full wave rectifier is a circuit which allows a unidirectional current to flow through the load during the entire input cycle as shown in fig. The result of full wave rectification is a d.c. output voltage that pulsates every half-cycle of the input. On the other hand a half wave rectifier allows the current to flow through the load during positive half-cycle only.



Positive half cycle:

The circuit uses two diodes which are connected to secondary winding of the transformer. The input signal is applied to the primary winding of the transformer. During the positive input half cycle, the polarities of the secondary voltage is shown in fig. This forward bias the diode D, and reverse biases the diode D_1 . As a result of this, the diode D, conducts some current whereas the diode D, is off.

The current through load R1 is as indicated in through D_1 , and the voltage Drop across R_L will the fig. The load current flows be equal to the input voltage.



Negative half cycle:

During the negative input half cycle, the polarities of the secondary voltage are interchanged. The reverse-bias the diode D, and forward Biases the diode D_2 . As a result of this, the diode D_1 is OFF and the diode D_2 conducts some current. The current through the load R, is an indicated in the fig. The load current flows through D_2 and the voltage drop across R_1 will be equal to the input voltage. The maximum efficiency of a fall-wave rectifier is 81,2%Vo and ripple factor is 0.48.



Input and output waveforms:



Analysis of Full Wave Rectifier:

Let Vi be the input voltage to the rectifier

 $V_i = V_m sin\omega t$

Where,

 V_m = Maximum value of the input voltage. Let I be the current flowing though the circuit when the diode is conducting.

$$i = \begin{cases} l_m \sin\omega t & For \ 0 \le \omega t \le \pi \\ 0 & For \pi \le \omega t \le 2\pi \end{cases}$$

Where

$$I_m = Maximum value of the current \\ I_m = \frac{V_m}{R_F + R_L}$$

Where

 R_F -Forward dynamic resistance of diode. R_L -Load resistance.

(a) Average or DC value of output current (I_{dc}):

Average value = (Area under the curve / Period)

$$I_{dc} = \frac{1}{\pi} \int_0^{\pi} i \, d(\omega t)$$
$$I_{dc} = \frac{1}{\pi} \left[\int_0^{\pi} I_m * \sin\omega t \, d(\omega t) \right]$$

$$I_{dc} = \frac{1}{\pi} [-\cos\omega t]_0^{\pi} = \frac{I_m}{\pi} [-\cos\pi - (-\cos0)] = \frac{I_m}{\pi} [-(-1) - (-1)] = \frac{2I_m}{\pi}$$
$$I_{dc} = \frac{2V_m}{\pi (R_F + R_L)}$$

(b) Average or DC value of output voltage (V_{dc}) :

$$V_{\rm dc} = \frac{2I_{\rm m}}{\pi} \times R_{\rm L} = \frac{2V_{\rm m}}{\pi}$$

(c) RMS value of output current (Irms):

$$I_{rms} = \sqrt{\frac{1}{\pi} \int_{0}^{\pi} i^{2} d(\omega t)} = \sqrt{\frac{1}{\pi} \int_{0}^{\pi} I_{m}^{2} \sin^{2} \omega t * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{\pi} \int_{0}^{\pi} \left(\frac{1 - \cos 2\omega t}{2}\right) * d(\omega t)}$$
$$= \sqrt{\frac{I_{m}^{2}}{2\pi} \int_{0}^{\pi} d(\omega t) - \int_{0}^{\pi} \cos 2(\omega t) * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{2\pi} \left[\omega t_{0}^{\pi} - \left(\frac{\sin 2\omega t}{2}\right)_{0}^{\pi}\right]}$$
$$= \sqrt{\frac{I_{m}^{2}}{2\pi} \left[(\pi - 0) - \left(\frac{\sin 2\pi}{2} - \frac{\sin 0}{2}\right)\right]} = \sqrt{\frac{I_{m}^{2}}{2\pi} \left[(\pi - 0) - 0\right]} = \sqrt{\frac{I_{m}^{2}}{2}} = \frac{I_{m}}{\sqrt{2}}$$

(d) Rectification Efficiency (η):

Rectification efficiency (
$$\eta$$
) = $\frac{I_{dc}^2 \times R_L}{I_{rms}^2 \times R_L} = \frac{\frac{2I_m^2}{\pi^2} \times R_L}{\frac{I_m^2}{\sqrt{2}} \times R_L} = \frac{4I_m^2/\pi^2 \times R_L}{I_m^2/2 \times R_L} = \frac{0.812}{\left(1 + \frac{R_F}{R_L}\right)} = 81.2\%$

(e) Ripple Factor (γ):

$$\boldsymbol{\gamma} = \frac{\text{RMS value of Ac component}}{\text{Dc value of wave}} = \sqrt{\left(\frac{I_{\text{rms}}}{I_{\text{dc}}}\right)^2 - 1} = \sqrt{\left(\frac{I_{\text{m}}/\sqrt{2}}{2I_{\text{m}}/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{8} - 1} = \boldsymbol{0}.48$$

(f)Peak inverse Voltage (PlV):

Peak inverse voltage is the maximum possible voltage across a diode when it is not conducting. During positive half cycle of the AC input voltage Diode D1, is conducting and Diode D, is not conducting. In this case a voltage V, is developed across the load resistor R_1 . Now the voltage across the non-conducting Diode D, is the sum of the voltage across R1 and voltage across the lower half of transformer secondary V_m .

Hence, PIV of Diode $D2 = V_m + V_m = 2V_m$ Similary, PIV of Diode $D1 = V_m + V_m = 2V_m$

Advantages:

- 1. The D.c load voltage and current are more than halfwave.
- 2. No D.c current thro transformer windings hence no possibillity of saturation.
- 3. TUF is better.
- 4. Efficiency is higher.
- 5. Ripple factor less.

Disadvantages:

- 1. PIV rating of diode is higher
- 2. Higher .PIV diodes are larger in size ad costlier.

3. Cost of transformer is high.

6) Draw the circuit diagram and explain the working of full wave bridge rectifier & derive the expansion for average amount current & rectification efficiency. (May 2017)(Nov/Dec 2017)

(Full Wave) Bridge rectifier:

Another type of circuit that produces the same output waveform as the full wave rectifier circuit above is that of the **Full Wave Bridge Rectifier**. This type of single phase rectifier uses four individual rectifying diodes connected in a closed loop "bridge" configuration to produce the desired output. The main advantage of this bridge circuit is that it does *not require a special centre tapped transformer*, thereby reducing its size and cost. The single secondary winding is connected to one side of the diode bridge network and the load to the other side as shown below.



The four diodes labeled D1 to D4 are arranged in "series pairs" with only two diodes conducting current during each half cycle. During the positive half cycle of the supply, diodes D1 and D2 conduct in series while diodes D3 and D4 are reverse biased and the current flows through the load as shown below.

During the negative half cycle of the supply, diodes D3 and D4 conduct in series, but diodes D1 and D2 switch of as they are now reverse biased. The current flowing through the load is the same direction as before. As the current flowing through the load is unidirectional, so the voltage developed across the load is also unidirectional the same as for the previous two diode full-wave rectifier.



Positive half cycle



Negative half cycle

Waveform:



Analysis of Full Wave Rectifier:

Let Vi be the input voltage to the rectifier

$$V_i = V_m sin\omega t$$

Where,

 V_m = Maximum value of the input voltage.

Let I be the current flowing though the circuit when the diode is conducting.

$$i = \begin{cases} l_m sin\omega t & For \ 0 \le \omega t \le \pi \\ 0 & For \pi \le \omega t \le 2\pi \end{cases}$$

Where

$$I_m = Maximum value of the current I_m = \frac{V_m}{R_F + R_L}$$

Where

 R_F -Forward dynamic resistance of diode.

 R_L -Load resistance.

(a) Average or DC value of output current (I_{dc}):

Average value = (Area under the curve / Period)

$$I_{dc} = \frac{1}{\pi} \int_0^{\pi} i \, d(\omega t)$$
$$I_{dc} = \frac{1}{\pi} \left[\int_0^{\pi} I_m * \sin\omega t \, d(\omega t) \right]$$

$$I_{dc} = \frac{1}{\pi} [-\cos\omega t]_0^{\pi} = \frac{I_m}{\pi} [-\cos\pi - (-\cos0)] = \frac{I_m}{\pi} [-(-1) - (-1)] = \frac{2I_m}{\pi}$$
$$I_{dc} = \frac{2V_m}{\pi (R_F + R_L)}$$

(b) Average or DC value of output voltage (V_{dc}) :

$$V_{\rm dc} = \frac{2I_{\rm m}}{\pi} \times R_{\rm L} = \frac{2V_{\rm m}}{\pi}$$

(c) RMS value of output current (Irms):

$$I_{rms} = \sqrt{\frac{1}{\pi} \int_{0}^{\pi} i^{2} d(\omega t)} = \sqrt{\frac{1}{\pi} \int_{0}^{\pi} I_{m}^{2} \sin^{2} \omega t * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{\pi} \int_{0}^{\pi} \left(\frac{1 - \cos 2\omega t}{2}\right) * d(\omega t)}$$
$$= \sqrt{\frac{I_{m}^{2}}{2\pi} \int_{0}^{\pi} d(\omega t) - \int_{0}^{\pi} \cos 2(\omega t) * d(\omega t)} = \sqrt{\frac{I_{m}^{2}}{2\pi} \left[\omega t_{0}^{\pi} - \left(\frac{\sin 2\omega t}{2}\right)_{0}^{\pi}\right]}$$
$$= \sqrt{\frac{I_{m}^{2}}{2\pi} \left[(\pi - 0) - \left(\frac{\sin 2\pi}{2} - \frac{\sin 0}{2}\right)\right]} = \sqrt{\frac{I_{m}^{2}}{2\pi} \left[(\pi - 0) - 0\right]} = \sqrt{\frac{I_{m}^{2}}{2}} = \frac{I_{m}}{\sqrt{2}}$$
(d) Rectification Efficiency (η):

Rectification efficiency (**η**) = $\frac{I_{dc}^2 \times R_L}{I_{rms}^2 \times R_L} = \frac{\frac{2I_m^2}{\pi}^2 \times R_L}{\frac{I_m^2}{\sqrt{2}} \times R_L} = \frac{4I_m^2/\pi^2 \times R_L}{I_m^2/2 \times R_L} = \frac{0.812}{(1+\frac{R_F}{R_L})} = 81.2\%$ (e) Ripple Factor (γ):

$$\boldsymbol{\gamma} = \frac{\text{RMS value of Ac component}}{\text{Dc value of wave}} = \sqrt{\left(\frac{I_{\text{rms}}}{I_{\text{dc}}}\right)^2 - 1} = \sqrt{\left(\frac{I_{\text{m}}/\sqrt{2}}{2I_{\text{m}}/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{8} - 1} = \boldsymbol{0}.48$$

(f)Peak inverse Voltage (PlV):

Peak inverse voltage is the maximum possible voltage across a diode when it is not

Conducting. During positive half cycle of the AC input voltage Diode D1, is conducting and Diode D, is not conducting. In this case a voltage V, is developed across the load resistor R_1 . Now the voltage across the non-conducting Diode D, is the sum of the voltage across R1 and voltage across the lower half of transformer secondary V_m .

Hence, PIV of Diode $D2 = V_m + V_m = 2V_m$ Similary, PIV of Diode $D1 = V_m + V_m = 2V_m$

Advantages:

- 1. The D.c load voltage and current are more than half wave.
- 2. No D.c current thro transformer windings hence no possibility of saturation.
- 3. TUF is better.
- 4. Efficiency is higher.
- 5. Ripple factor less.
- 6. No centre tapped is required.

Disadvantages:

1.4 diodes are used therefore voltage drop across the diode is increased. This reduces output voltage.

Applications:

- 1. In power supply circuits.
- 2. Used as rectifier in power circuits to convert A.C to D.c

7) Explain diffusion and transition capacitance of diode

Depletion layer capacitance (or) transition capacitance (or) space charge capacitance (May / June 2016)(Nov/Dec 2016)(May 2017)

• When a PN junction is reverse biased, a layer of positive and negative immobile ions, called depletion layer, is formed on either side of the junction. It is also known as depletion-region, space-charge region or transition region. The depletion-layer acts as a dielectric (*i.e.*, non-conductive) medium between P-region and N-region. We know that the P-region and N-region on either side of the junction, has a low resistance. Therefore, these regions act as two plates of a capacitor, separated by a dielectric (*i.e.*, depletion layer) as shown in Fig.



The capacitance formed in a junction area is called depletion layer capacitance. It is also called depletion region-capacitance, space charge capacitance, transition region capacitance or simply junction capacitance.

• Since the depletion layer width (*d*) increases with the increase in reverse bias voltage, the resulting depletion layer capacitance will decrease with the increased reverse bias.

• The depletion layer capacitance depends upon the nature of a PN junction, semiconductor material and magnitude of the applied reverse voltage. It is given by the relation,

$$C_T = \frac{K}{(V_B - V)^n}$$

Where

K = A constant, depending upon the nature of semiconductor material $V_B =$ barrier voltage. 0.6V for silicon and 0.3V for germanium V = applied reverse voltage n a constant depending upon the nature of junction. The value of the K is

$$K = A \times \frac{\epsilon \cdot q}{2} \left(\frac{N_A \cdot N_D}{N_A + N_D} \right)$$

• The value of 'n' is taken as 1/2 for step or abrupt junction, 1/3 for linearly graded junction.

• It is the evident from the above relation that the value of depletion layer capacitance (CT) can be controlled by varying the applied reverse voltage. This property of variable capacitance, possessed by reverse biased PN junction, is used in the concentration of a device called varacter. Reverse biased.

Derivation:



Connection P side is less

Doping less in P side (N_A)

N side (N_D)

Potential & change density Relation

$$N_A < N_D \frac{d^2 V}{dx^2} - \dots - 1$$

X – distance measured from junction

 $\varepsilon \to \varepsilon_0 \varepsilon_r$

$$N_A < N_D \frac{d^2 V}{dx^2} = \frac{q N_D}{\epsilon} - ---2$$

Integrating 2

$$\int \frac{d^2 V}{dx^2} = \int \frac{q N_D}{\epsilon}$$
$$\frac{d v}{dx} = \frac{q N_A X}{\epsilon}$$

To get potential from 0 to w

$$\int_{0}^{V_{B}} \frac{dv}{dx} = \int_{0}^{w} \frac{qN_{A}X}{\epsilon} dx$$

Where V=V_B

X=w $V_{B} = \frac{qN_{A}}{\epsilon} \times \frac{w^{2}}{2} - ---3$ $W=\sqrt{V_{B}}$

Q=No of change particle \times change on each particle

=($N_A \times volume$) × q

Diff 3 w.r.to V

$$V_{\rm B} = \frac{qN_{\rm A}}{\epsilon} \times \frac{w^2}{2}$$

 $1 = \frac{qN_A}{\epsilon} \times \frac{1}{2} \frac{dw}{dv} 2w$

$$\frac{\mathrm{d}w}{\mathrm{d}v} = \frac{\varepsilon}{\mathrm{q}\mathrm{N}_{\mathrm{A}}\mathrm{w}}$$

Diff 2



Ex : Varactor diode (or) Tuning diode

Diffusion capacitance C_D:(May 2017)

The junction behaves like a capacitor. The capacitance, which exists in a forward-biased junction, is called a *diffusion* or *storage capacitance*. It is different from the transition or depletion layer capacitance, which exists in a reverse-biased junction. The diffusion capacitance arises due to the arrangement of minority carrier density. And its value is much larger than the depletion layer capacitance.

Width of depletion region \downarrow , As applied voltage \uparrow , the concentration of injected charged particle also increases. This rate of change of injected change with applied voltage is capacitance.

 τ = mean life time of the carrier I = value of forward current η = A constant (1 for Ge and 2 for Si) V_T=volt equivalent of temperature.

$$C_{\rm D} = \frac{\mathrm{d}Q}{\mathrm{d}v}$$



C_Dis>C_T

 $I = I_{pn(0)} + I_{np(0)}$

 $I_{pn(0)} \rightarrow$ hole diffusion current n region

 $I_{np(0)} \rightarrow$ electron diffusion current in p region

$$I_{np(0)} \simeq 0$$

P side heavily doped

$$J_{p(x)} = -qD_p \frac{dp_n}{dx}$$
$$J = \frac{I}{A}$$

 $I_p(X) = -qAD_p \frac{dp_n}{dx} - ----1$ $P_n(X) = P_{n(0)}e^{-X/L_P} - ----2$

Hole concentration in the right side of p material $P_{n(0)}$ ie junction Diff 2

$$\frac{dp_{n}(x)}{dx} = P_{n(0)}e^{-X/L_{P}} \left(\frac{1}{L_{P}}\right)$$

 $I_{p}(X) = -qAD_{p}P_{n(0)}e^{-X/L_{p}} \cdot -1/L_{p}$ At x=0 I_p(X)=I_{pn(0)}=I $I = \frac{QAD_{p}}{L_{p}}Pn (0)$

 $Pn(0) = \frac{I L_P}{QAD_P} - A$

Now the excess minority charge exists only on n side and given by

$$Q = \int_{0}^{\infty} Aq Pn(0) e^{-X/L_{P}} dx$$

= $AqPn(0) \left[\frac{e^{-X/L_{P}}}{\frac{-1}{L_{P}}} \right]_{0}^{\infty}$
= $AqLpPn(0)[e^{-\infty} - e^{-0}]$
Q = $-AqLpPn(0)$
Q = $AqLpPn(0)$ ------B
Put A in B
 $Q = \frac{AqLpIL_{P}}{qAD_{P}} = \frac{L_{P}^{2}}{D_{P}}$. I
Assume
 $\frac{L_{P}^{2}}{Dp} = \tau$

$$Q = \tau I \Rightarrow \frac{dQ}{dI} = \tau$$

W.K.T

$$C_{\rm D} = \frac{dQ}{dI} \cdot \frac{dI}{dV}$$
$$C_{\rm D} = \tau \cdot \frac{dI}{dV}$$
$$I = I_{\rm o} (e^{V/DV_{\rm T}})$$
$$\frac{dI}{dV} = I \cdot \frac{1}{\eta V_{\rm T}}$$
$$C_{\rm D} = \tau \cdot \frac{I}{\eta V_{\rm T}}$$

It is evident from the above relation, that diffusion capacitance is directly proportional to the forward current (I). The effect of diffusion capacitance may be understood from the following discussion:

8. Discuss the working principle, characteristics and application of LED in detail.(NOV/DEC 2012) (Apr/May 2018)

A **light-emitting diode**(LED) is a semiconductor light source LEDs are used as indicator lamps in many devices and are increasingly used for other lighting. Introduced as a practical electronic component in 1962, early LEDs emitted low-intensity red light, but modern versions are available across the visible, ultraviolet, and infraredwavelengths, with very high brightness.

When a light-emitting diode is forward-biased (switched on), electrons are able to recombine with electron holes within the device, releasing energy in the form of photons. This effect is called electroluminescence and the color of the light (corresponding to the energy of the photon) is determined by the energy gap of the semiconductor.

LEDs are often small in area (less than 1 mm²), and integrated optical components may be used to shape its radiation pattern.^[5] LEDs present many advantages over incandescent light sources including lower energy consumption, longer lifetime, improved robustness, smaller size, and faster switching. LEDs powerful enough for room lighting are relatively expensive and require more precise current and heat management than compact fluorescent lamp sources of comparable output.

Light Emitting Diodes are made from exotic semiconductor compounds such as Gallium Arsenide (GaAs), Gallium Phosphide (GaP), Gallium Arsenide Phosphide (GaAsP), Silicon Carbide (SiC) or Gallium Indium Nitride (GaInN) all mixed together at different ratios to produce a distinct wavelength of colour. Different LED compounds emit light in specific regions of the visible light spectrum and therefore produce differentintensity levels.

- Gallium Arsenide Phosphide (GaAsP) red to infra-red, orange
- Aluminium Gallium Arsenide Phosphide (AlGaAsP) high-brightness red, orange-red, orange, and yellow
- Gallium Phosphide (GaP) red, yellow and green
- Aluminium Gallium Phosphide (AlGaP) green
- Gallium Nitride (GaN) green, emerald green
- Gallium Indium Nitride (GaInN) near ultraviolet, bluish-green and blue
- Silicon Carbide (SiC) blue as a substrate
- Zinc Selenide (ZnSe) blue
- Aluminium Gallium Nitride (AlGaN) ultraviolet




Light-emitting diodes are used in applications as diverse as aviation lighting, automotive lighting, advertising, general lighting, and traffic signals. LEDs have allowed new text, video displays, live video, and sensors to be developed, while their high switching rates are also useful in advanced communications technology. Infrared LEDs are also used in the remote control units of many commercial products including televisions, DVD players, and other domestic appliances.

9. Derive the pn diode current equation.

The applied voltage and current though diode are related by the equation

$$\Box = \Box_{\theta} \left(\Box^{\Box / \Box \Box_{\theta}} - I \right)$$

Where,

Io = Reverse saturation current V = Applied voltage I = Diode current VT = Volt equivalent temperature

 $\overline{\Box} = 1.38*10^{-23} \text{ J/K}$ T = temperature of the diode junction I = diode current Q = change of electron 1.602*10⁻¹⁹ C At any temperature

$$\Box_{\Box} = \frac{\overline{\Box} \Box}{\Box} = \frac{1.38 \times 10^{-23}}{1.602 \times 10^{-19}} = \frac{\Box}{11600}$$

At room temperature

$$\Box_{\Box} = \frac{300}{11600} = 26 \Box \Box$$

The value of $\eta=1$ for germanium and 2 for silicon.

For forward bias voltage the current equation reduces to

$$\Box = \Box_{\theta} \left(\Box^{\Box} / \Box \Box_{\Box} \right)$$

At room temperature for germanium transistor

$$\Box = \Box_{\theta} \big(\Box^{4\theta} \big)$$

When the diode is reverse biased

$$\Box = \Box_0 \left(\Box^{0/1} \Box_0 - l \right)$$
$$\Box \cong \Box_0$$

10. Draw and explain the energy band diagram for i) conductors ii)Insulators iii)semiconductors.?

Insulators :-

The materais in which the condition band and valence bands are separeated by a wide energy gap ($\approx 15 \text{ eV}$) as shown in figure.

A wide energy gap means that a large amount of energy is required, to free the electrons, by moving them from the valence band into the condition band ;

Since at room temperature, the valence electrons of an insulator do not have enough energy to jump in to the condition, therefore insulator do not have an ability to conduct current. Thus insulators have very high resistively (or extremely low conductivity) at room temperatures.

However if the temperature is raised, some of the valence electrons may acquire energy and jump in to the conduction band. It causes the resistively of insulators to decrease. Therefore an insulator have negative temperature co-efficient of resistance.



Conductors :-

The materials in which conduction and valence bands overlap as shown in figure are called conductors. The overlapping indicates a large number of electrons available for conduction. Hence the application of a small amount of voltage results a large amount of current.

Semiconductors :-

The materials, in which the conduction and valence bands are separeated by a small energy gap (1eV) as shown in figure are called semiconductors.

Silicon and germanium are the commonly used semiconductors.

A small energy gap means that a small amount of energy is required to free the elctrons by moving them from the valence band in to the conduction band.

The semiconductors behaved like insulators at 0K, because no electrons are available in the conduction band.

If the temperature is further increased, more valence elctrons will acquire energy to jump into the conduction band. Thus like insulators, semiconductors also have negative temperature co-efficient of resistance. It means that conductivity of semiconductors increases with the increases temperature.

11. Explain the classification of semi-conducteurs. Classification of semi-conducteurs :-

Semiconductors are classified in to two types

(i) Intrinsic Semiconductors (ii) Exterinsic semi-conducteurs

a.n-type semi-conducteur

b.p-type semi-conducteur

Intrinsic seiconductor

A semiconductor in an extremely pure form is known as an intrinic semiconductor. An Intrinsic semiconductor, even at room temperature, hole-electron pairs all created. When electric field is applied across an semiconductor intrinisic semiconductor, the current conduction takes place by two process, namely by free electrons and holes.

Free electrons are produced due to the breeding up of fome co-valent bonds by thermal energy. At the same time holes are created in the co-valent bond itself. When electric field is applied across the semi-conducteurs material electrons will move towards the positive terminal of supply, holes will move towards negative terminal of the supply.

Thus current conduction inside this intrinisic semiconductor material is due to movement of holes & electrons.

But the current in the external wire is only because of electrons. Since while applying electric field, holes are attracted towards negative terminal. There one new electron is introduced. This electron will combine with the hole, thus cancelling them.

At the same time electrons are moving towards positive terminal, while leacing from this intrinisic material it leaves a hole. Again this holes are attracted towards negative terminal.

Extrinisic semiconductor :

The current conduction capability of intrinisic semiconductor is very low at rom temperature. So we can not use it in electric devices.

Hence the current conduction capability must be increased. This can be achieved by adding impurities to the intrinisic semiconductor. So that it become impurity semiconductor (or) Extrinisic semiconductor. The process of adding impurity is known as doping.

The amount & type of impurities have to be closely controlled during the preparation of extrinisic semiconductor. Generally, for 10^8 atoms of semiconductor, one impurity atom is added. The purpose of adding impurity is to increase either the number of free electrons or holes in the semiconductor crystal. If the pentavalent impurity is adding to the semiconductor, a large number of free electrons are produced in the semiconductor.

On the other hand if the trivalent impurity is added it introdued large number of holes. Depending upon the type of impurity added, extrisic semiconductors are classified in to

(i) n – type Semiconductor (ii) p – type Semiconductor

n – type Semiconductor :

The number of free electrons in an instrinsic silicon can be increased by adding a pentavalent atom to it. These are atoms with five valence electrons. Typical example for pentavalent atoms are Arsenic, Phosphorous, Bismuth and Antimony.

Four of the pentavalent atoms valence electrons form covalent bond with the valence electrons of Silicon atom, leaving an extra electron. Since valence orbit cannot hold no more than eight electrons the extra electron becomes a conduction electron.



Crystal lattice of a Si atom displaced by arsenic atom

Since the pentavalent atom donnates this extra conduction electron it is often called as a donor atom. For each pentavalent atom added, one free electron exists in a silicon crystal. A small amount of pentavalent impurity is enough to get more number of free electrons is greater than the number of holes this extrinsic semiconductor is known as an n type semiconductor.

When a pentavalent atom is added a number of conduction band electrons are produced. Only a few holes exist in the valence band, created by thermal energy. Therefore in an n-type semiconductor, electrons are majority carriers and holes are minority carriers.



Crystal lattice with a Si atom displaced by Boron atom a p-type semiconductor

A p-type semiconductor (p for Positive) is obtained by carrying out a process of doping by adding a certain type of atoms (acceptors) to the semiconductor in order to increase the number of free charge carriers (in this case positive holes).

When the doping material is added, it takes away (accepts) weakly bound outer electrons from the semiconductor atoms. This type of doping agent is also known as an acceptor material and the vacancy left behind by the electron is known as a hole.

The purpose of p-type doping is to create an abundance of holes. In the case of silicon, a trivalent atom (typically from Group 13 of the periodic table, such as boron or aluminium) is substituted into the crystal lattice. The result is that one electron is missing from one of the four covalent bonds normal for the silicon lattice. Thus the dopant atom can accept an electron from a neighboring atom's covalent bond to complete the fourth bond. This is why such dopants are called acceptors.

The dopant atom accepts an electron, causing the loss of half of one bond from the neighboring atom and resulting in the formation of a "hole". Each hole is associated with a nearby negatively charged dopant ion, and the semiconductor remains electrically neutral as a whole. However, once each hole has wandered away into the lattice, one proton in the atom at the hole's location will be "exposed" and no longer cancelled by an electron.

This atom will have 3 electrons and 1 hole surrounding a particular nucleus with 4 protons. For this reason a hole behaves as a positive charge. When a sufficiently large number of acceptor atoms are added, the holes greatly outnumber thermal excited electrons. Thus, holes are the majority carriers, while electrons become minority carriers in p-type materials.

12. Explain in detail about LASER DIODE? (May / June 2016) (April/May 2018)

The term laser comes from the acronym for light amplification for stimulated emission

of radiation. The laser medium can be a gas, liquid, amorphous solid or semiconductor.

Laser Action

The light travelling through a semiconductor, then a single photon is able to generate an identical second photon. This photon multiplication is the key physical mechanism of lasing. The carrier inversion is the first requirement of lasing. It is achieved at the PN junction by providing the conduction bandwith electrons from the N-doped side and the valence band with holes from the P-doped side as shown in Fig.

The photon energy is given by the band gap, which depends on the semiconductor material. The optical feed back and the confinement of photon in an optical resonator are the second basic requirement of lasing.



PN Homojunction Laser

It has the material GaAs on both sides of the junction. A pair of parallel planes perpendicular to the plane of the junction are cleared and polished under appropriate biasing in off condition, laser light is emitted from these planes. The other two sides are deliberately roughened to prevent lasing in those directions. Such a cavity is called a Fabryperot resonant cavity with a typical cavity length of 300 |**J**.m. It is a thin layer of material with a narrow band gap. GaAs is sandwiched between layers of a material with band gap. This is usually realized by epitaxy. In such a structure the carrier are better confined in the active region due to the heterojunction

barriers. Optical confinement is also better in *DH* laser. The propagation of the electromagnetic radiation is confined in a direction parallel to the layer interface. The current density required for lasing in lower for *DH* lasers compared to homojunction lasers. The double preferred for continuous operation at room temperature.



Light Ouut

Double Hetrostructure Laser



Characteristics of Laser Diode

The Ideal light output against current characteristics for semiconductor laser is shown in Fig.4.28. The solid line represents the laser characteristics. It may be observed that the device gives low light output in the region, the threshold with corresponds to spontaneous emission only within the structure. After the threshold current value the light output increases substantially for small increases in current through the device.

13. In a semiconductor at room temperature(300°K), the intrinsic carrier concentration and resistivity are 1.5 * 10¹⁶/cm³ and 2 *10³Ω-m respectively. It is to an extrinsic semiconductor with a doping concentration of 10²⁰/cm³ for the extrinsic semiconductor.

Calculate

a)Majority carrier concentration

b)Shift in fermilevel due to doping

d) Minority carrier concentration when its temperature is increased to a value at which the intrinsic concentration ' n_i ' doubles. (NOV/DEC 2012)

Assume the mobility of majority and minority carriers are same and **KT=26 meT** at room temperature.

a) Minority carrier concentration= $\frac{n_i^2}{\text{Doping concentration}}$

$$=\frac{(1.5\times10^{16})}{10^{20}} = 2.25\times10^{12}\,\frac{\text{atoms}}{\text{m}^3}$$

We know $\sigma = nq(\mu_n + \mu_p)$

$$or\left(\mu_{n} + \mu_{p}\right) = \frac{\sigma}{nq} = \frac{1}{\rho nq}$$
$$= \frac{1}{(2 \times 10^{3})(1.5 \times 10^{16})(1.6 \times 10^{-19})} = \frac{1}{4.8}$$

In this case the concentration of majority and minority carriers are same, thus

$$\mu_n + \mu_p = 2\mu_n = \frac{1}{4.8} \text{ or } \mu_n = 0.1042 \frac{m^2}{\text{Volt} - \text{sec}}$$

b) Because of doping concentration>> minority concentration conductivity. $\sigma = qn \mu_n = (1.6 \times 10^{-19})(10^{20})(0.10242) = 1.6672$ Thus resistivity $R = \frac{1}{\sigma} = 0.599\Omega$ cm Shift interm level E_F computed as follows

C)
$$E_A - E_i = KT \log e \frac{n_0}{n_i} = 0.026 \log_e \left(\frac{10^{20}}{10^{16} \times 15} \right)$$

=0.229_eV.

Thus E_F lies 0.229_eV above from fermilevel.

d) Minority carrier concentration= $\frac{(2\pi i)^2}{\text{doping concentration}}$

$$=\frac{\left[2(1.5\times10^{16})^2\right]}{10^{20}} = \frac{9\times10^{32}}{10^{20}}$$
$$=9\times10^{12} \text{ atoms/cm}^3.$$

14) Compare different types of rectifiers?

Туре	HW	CT FW	FW BR
No of diodes used	1	2	4
Need of transformer	Not necessary	Necessary	Not necessary
Ripple factor	1.21	0.48	0.48
Efficiency	40.6%	81.2%	81.2%

PIV	V _m	$2V_{m}$	Vm
TUF	0.287	0.812	0.693
From factor	1.57	1.11	1.11
Peak factor	2	$\sqrt{2}$	$\sqrt{2}$
Ripple frequency	f	2f	2f

15. What value of series resistor is required to limit the current through a LED to 20 mA with a forward voltage drop of 1.6 V when connected to a 10V supply? (Nov/Dec 2017)

Series resistor,
$$R_S = \frac{V_S - V_D}{I_F}$$

 $V_S = 10 \text{ V}; \quad V_D = 1.6 \text{ V}; \quad I_F = 20 \text{ mA} = 20 \times 10^{-3} \text{ A}$
 $\therefore \qquad R_S = \frac{10 - 1.6}{20 \times 10^{-3}} = 420 \Omega$

...

UNIT-II

2 Marks

1. What is a transistor? Why this electronic device is aptly named?

In basic amplifying action of a transistor, the signal is transferred from a low resistance to a high resistance. Hence the combination of two terms Transformer & resistor , hence this electronic device aptly named like this.

2. Describe the basic structure of a BJT.

Bipolar junction transistor (BJT) is a three- layer semiconductor device consisting of two PN junctions. If a layer of n-type material is sand witched between two layers of p-type, the transistor is known as pnp transistor. On the other hand if alayer of p-type material is sand witched between two layers of n-type the transistor is known as npn transistor.

3. What are the three terminals in a BJT?

a) Emitter (E)

b) Collector (C)

c) Base (B)

4. If the collector current is 2mA and the base current is $25\mu A$, what is the emitter current? Solution

Given $I_C=2mA$, $I_B=25\mu A$,

We know that $I_E=I_B+I_C$ =2mA+25µA

I_E =2.025mA

5. Why is silicon preferred to germanium in the manufacture of semiconductor devices?

As the knee voltage of silicon is higher (0.7V) than the knee voltage of germanium (0.3V), silicon will be more stable for temperature variation than germanium.

6. Whatarethetypesofcircuit connections known as configurations, for operating a transistor?

Common-Base(CB) Common-Emitter(CE) Common-Collector(CC)

7. Whyanordinarytransistoriscalledbipolar?

Because the transistor operation is carried outby two types charge carriers majority and minority carriers.

8. Whytransistor(BJT)iscalledcurrentcontrolleddevice?

Theoutputvoltage, currentorpoweriscontrolledbytheinputcurrentin atransistor.So, it iscalled the currentControlleddevice.

9. Whycollectoris madelargerthanemitterandbase?

Collectorismadephysicallylargerthanemitterandbasebecausecollectoristodissipate muchpower.

$10. \ Why the width of the base region of a transistor is kept very Small as compared to other$

regions?

Baseregionofa transistoriskept verysmallandlightlydoped so astopassmostofthe injected chargecarriers tothecollector.

11.Define Transistor.

It consists of two PNJunctionsformedbysandwichingeitherp-typeor n-type semiconductor between a pair of oppositetypes.

12. Mention the types of transistor?

1.NPN Transistor 2.PNPTransistor

13.Mention theterminals of transistor.

Thetransistor has threeterminals namelyemitter, baseand collector.

14.Differentiate FETand BJT (anytwo).

S.No	FET	BJT
1	Unipolar device (thatis current conduction byonly onetypeof eitherelectronor hole).	Bipolar device (current conduction bybothelectronand hole).
2	Highinput impedancedueto reverse bias.	Low inputimpedancedueto forwardbias.
3	Gainis characterizedbytrans conductance	Gainis characterizedby voltagegain.
4	Low noiselevel	High noise level

15. What are the features of JFET?

- a) The operation of JFET depends upon the flow of majority carriers only.
- b) The input impedance of JFET is very high, in the order of M Ω .
- c) The JFET is less noisy than BJT.
- d) It exhibits no offset voltage at zero drain current.
- e) It is simple to fabricate.
- F) It occupies less space in an integrated circuit.

16. What are the different types of FET?

- a) Junction Field Effect Transistor (JFET).
- b) Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
- 17. Draw the symbol of JFET.

D



18. Define drain resistance.

The drain resistance or output (r_d) is defined as the ratio between change in drain-source voltage (V_{DS}) and change in drain current (I_D) at constant gate-source voltage (V_{GS}) .

$r_{\rm d} = \frac{\partial V_{DS}}{\partial i_D} V_{GS}$

19. Define pinch-off voltage of a FET[']? (Nov/Dec-2012, May/June-2013)

Pinch-off voltage (V_P) is defined as the drain to source voltage above which drain current becomes almost constant.

20. What are the different types of MOSFET? (May/June-2012, 2013)

The modes of operation of the MOSFET are divided into two types.

- a) Depletion mode MOSFET
- b) Enhancement mode MOSFET

21. What is the other name for MOSFET?(may/June-2012, 2013)

Metal oxide semiconductor field effect transistor (MOSFET) is also called as insulated gate field effect transistor (IGFET)

22. What are the applications of JFET?

a) JFET is used as a buffer in measuring instruments since it has high input impedence and low output impedance.

b) JFET is used in RF amplifier in FM tuners and communication equipments.

c) JFET is used in digital circuit's ii computers and memory circuits because of its small size.

d) It is used oscillators because the frequency drift is low.

23. If the gate-to-source voltage in an enhancement MOSFET is zero, what is the current from drain to source?

In an enhancement MOSFET if the gate-to-source voltage is zero, then the current from drain to source is also zero (I_0o)

24. What are the major difference in construction of the D-MOSFET and the E-MOSFET?

The depletion MOSFET has a structural channel, whereas the enhancement-MOSFET does not.

25. If the gate-to-source voltage in depletion MOSFET is zero, what is the current from drain to source?

When gate –source voltage is zero for depletion MOSFET, the drain-source current is equal to I_{DSS} . ($I_{D}_I_{DSS}$)

26. What are the precautions to be taken when handling MOSFET?

a) MOSFET should be shipped and stored in a conduction foam rubber.

b) Prior to soldering, the technician should use a shorting strap to discharge his static electricity.

c) The soldering iron tip to be grounded. d) MOSFETs should never be inserted into or removed from a circuit with the power on.

e) The assembler should wear antistatic clothes and ground wrist beads.

f) All the instruments and metal benches used to test the MOS devices should be connected to ground.

g) Always avoid touching the device terminals and pick up the transistor by its casing.

27. What are the difference between BJT and JFET?(Nov/Dec 2017) (Apr/May 2018)

Sl No	Bipolar junction transistor BJT	Junction field effect transistor JFET
1	Bipolar device (current conduction is by both electrons and holes)	Unipolar device (current is by only one type of carrier-either electrons or holes)
2	Low input impedance due to forward bias	High input impedance due to reverse bias
3	Current control device	Voltage control device
4	Gain is characterized by voltage gain	Gain is characterized by Tran conductance.
5	High noise level	Low noise level

28. What are the difference between JFET and MOSFET? (May / Jun 2016)

Sl No.	JFET	MOSFET
1	Reverse bias for gate	Positive or negative gate voltage
2	Gate is formed as a diode	Gate is formed as a capacitor
3	Operation only depletion mode	Can be operated either in depletion mode or in enhancement mode.
4	High input impedance	Very high input impedance due to capacitive effect.

29. What are the applications of MOSFET?

a) It can be used as input amplifiers in oscilloscope, electric voltmeters etc.

b)It is used in logic circuits.

c)It is used in computer memories.

d) It is used in phase shift oscillators.

e) It is used in FM and TV receivers.

30. Depletion MOSFET is commonly known as "Normally-on" MOSFET why?

The depletion MOSFET can conduct even if the gate to source voltage (V_{GS}) is zero. Because of this reason depletion MOSFET is community known as normally on MOSFET.

31. Mention the disadvantages of FET compared to BJT.(Nov/Dec-2012)

Gain bandwidth product of FET is relatively small as compared to BJT

32. Describe the basic structure of SCR?

SCR consist of four semiconductor layers forming a PNPN structure. It has three PN junctions namely J_1 , J_2 and J_3 . There are three terminals called anode (A), cathode (*K*) and the gate (G).

33. What is forward break over voltage?(Apr/May 2018)

SCR is forward bias with a small voltage, it is in 'OFF' and no current flows through the SCR. The applied forward voltage is increased, a certain critical voltage called forward break over voltage (V_{B0}).

34. Define holding current?

Holding current is the current below which the SCR switches from the conduction state (ON state) to the forward blocking state

35. What is the forward blocking region?

This region corresponding to the OFF condition of the SCR when anode is positives.

36. What are the different methods used to turn ON SCR?

- 1. Gate triggering
- 2. Forward break over voltage
- 3. Light triggering
- 4. Rate effect (or) *r* triggering

37. What is the turn OFF mechanism used for SCR?

To turn OFF a SCR, the following methods are applied.

(i)Reversing polarity of anode-to-cathode voltage called as Gate turn OFF switch (GTO).

(ii)The second method is anode current interruption. Changing anode current by means of momentarily series or parallel switching arrangement.

(iii)Third method is forced commutation. In this, the current through SCR is reduced below the holding current

38. Give the applications of SCR.

Main applications of an SCR are as a power control device. Common areas of applications include

- As over light detector
- Relay control
- Regulated power supplies
- Static switches
- Motor control
- Battery charges
- Heater controls
- Phase controls
- For speed control of DC shunts motor.

39. What are the advantages of SCR?

- > SCR controls large current in the load by means of a small gate current.
- > SCR size is very compact.
- > Switching speed is high.

40. What is the latching current?

It is the minimum current required to trigger the device from its OFF state to ON state.

41. What is TRIAC?

TRIAC is a three terminal semiconductor switching device which can conduct in either forward or reverse direction. The TRIAC is the combination of two SCR's connected in parallel but in opposite direction.

42. What are the applications of TRIAC?

- > Heater control
- > Phase control
- > Light dimming control
- > Static switch to turn a.c. power ON and OFF.
- > Speed control of motor.

43. What is DIAC?

A DIAC is two terminal semiconductor device and three layer bidirectional device, which can be switched from of its OFF to ON state for either negative or positive polarity of applied voltage.

44. What are the applications of DIAC?

The DIAC is used as a triggering device; it is not a control device. It is used in.

- Temperature control
- Triggering of TRIAC
- Light diming circuits
- Motor speed control

45. What is UJT?

Unijunction transistor is a three terminal semiconductor device consisting of only one PN junction. It differs from ordinary PN diode in the sense that it has three terminals namely Emitter, Base 1 and Base 2.

46. Describe the construction of UJT?

UJT consists of lightly doped TV type is semi conductor bar with a heavily doped P type material.

N type bar is called **base** and P type region is called **emitter**. Hence PN junction is formed between emitter and base region.

Since base is lightly doped the resistivity of the base material is very high.

The direction of arrow head in the UJT symbol represents the conventional direction of current flow when UJT is in conduction state.

47. What is intrinsic stand OFF ratio of UJT and its equivalent circuit?(May 2017)

The intrinsic stand OFF radio (r) is defined as the ratio between the internal dynamic resistance (R_{Bl}) and the inter base resistance (R_{BB})-

 $\eta = \frac{R_{B1}}{R_{B2}}$ Where, $R_{BB} = R_{B1} + R_{B2}$ $R_{B1} - \text{internal dynamic resistance}$ $R_{B2} - \text{inter base resistance}$



48. What are the different regions in characteristic of UJT?

- The different regions in
- 1. Cut OFF region
- 2. Negative resistance region
- 3. Saturation region

49. What is peak point voltage?

When V_{EE} exceeds the value $(V_D + \eta V_{BB})$, the diode is forward biased and starts to conduct. The value of emitter voltage which makes diode to conduct is called **Peak point voltage**.

$$\boldsymbol{V_{P}}=\left(\boldsymbol{V}_{D}+\eta\boldsymbol{V}_{BB}\right)$$

50. Why IGBT is very popular nowadays? MAY/JUNE-2012

- a. Lower hate requirements
- b. Lower switching losses
- c. Smaller snubbed circuit requirements

51. IGBT is a voltage controlled device. Why?

Because the controlling parameter is gate-emitter voltage.

52. Draw the transfer and drain characters tics curves of JFET? (May / June 2016)



Drain Characteristics:



53. Calculate I_C and I_E for a transistor that has $\alpha = 0.99$ and $I_B = 150\mu A$. Determine the value of β_{dc} for the transistor? (Nov / Dec 2015)

$$\beta = \frac{\alpha}{1-\alpha}, \alpha = \frac{Ic}{IE}, \beta = \frac{Ic}{IB}$$

Solution:

$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.99}{1-099} = 99$$

$$\beta = \frac{Ic}{IB} = Ic = \beta \times I_B = 99 \times 150 \ \mu A = Ic = 0.014 = 14 \ mA$$

$$\alpha = \frac{Ic}{IE} = I_E = \frac{Ic}{\alpha} = \frac{14}{0.99} = 14.14 mA$$

54. Show how an SCR can be triggered on by the application of a pulse to the gate terminal. (Nov / Dec 2015)

SCR is forward bias with a small voltage, it is in 'OFF' and no current flows through the SCR. The applied forward voltage is increased, a certain critical voltage called forward break over voltage (V_{B0}). The forward break over voltage is reduced by application of gate pulses.



55)Define Early effect?(Nov/Dec 2016)

As the collector voltage V_{CC} is made to increase the reverse bias, the space charge width between collector and base tends to increase, with the result that the effective width of the base decreases. This known as early effect or base width modulation.

56)Determine the base current for the CB transistor circuit if I_C =80 mA and β = 170.(Nov/Dev 2016)

Given

 $I_C = 80 \text{ mA}$

 $\beta = 170.$

$$\beta = \frac{I_c}{I_B} = \frac{80 \times 10^{-3}}{I_B} = 170 \therefore I_B = \frac{I_c}{\beta} = \frac{80 \times 10^{-3}}{170} = .0004 \text{ A}$$

57)Draw the two transistor equivalent circuit of SCR?(May 2017)



58) A transistor has a typical β = 100. If the collector current is 40 mA. What is the value of emitter current?.(May 2017)

Given

 $I_C = 40 \text{ mA}$

 $\beta = 100.$ $\beta = \frac{I_c}{I_B} = \frac{40 \times 10^{-3}}{I_B} = 100 \therefore I_B = \frac{I_c}{\beta} = \frac{40 \times 10^{-3}}{100} = .0004 \text{ A}$ W.K.T $I_E = I_B + I_C$ $I_E = .0004 + 40 \times 10^{-3} = 0.0404 \text{ A}$

59)Compare the performance of CE and CC configuration. (May 2017)

Property	СВ	СЕ	СС
Input resistance	Low (about 100Ω)	Moderate (about 750 Ω)	High (about 750 k Ω)
Output resistance	High (about 450 Ω)	Moderate (about 45 Ω)	Low (about 25Ω)
Current gain	1	High	High
Voltage gain	About 150	About 500	Less than 1
Phase shift	0 or 360°	180°	0 or 360°
Between input & output voltages Applications	For high frequency circuits	For audio frequency circuits	For impedance matching

60. Draw the structure of UJT. (Nov/Dec 2017)



<u>16 marks</u>

1. EXPLAIN THE CONSTRUCTION, OPERATION & STATIC CHARACTERISTICS OF TRIAC

A triac is a three terminal bi-directional switching thyristor device. It can conduct in both directions when it is triggered into the conduction state. The triac is equivalent to two SCRs connected in anti-parallel with a common gate. Figure below shows the triac structure. It consists of three terminals viz., MT_2 , MT_1 and gate G.





Fig. : Triac Symbol

The gate terminal G is near the MT_1 terminal. Figure above shows the triac symbol. MT_1 is the reference terminal to obtain the characteristics of the triac. A triac can be operated in four different modes depending upon the polarity of the voltage on the terminal MT_2 with respect to MT_1 and based on the gate current polarity.

The characteristics of a triac are similar to that of an SCR, both in blocking and conducting states. A SCR can conduct in only one direction whereas triac can conduct in both directions.

MODE 1: MT_2 positive, Positive gate current (I^+ mode of operation)

When MT_2 and gate current are positive with respect to MT_1 , the gate current flows through P_2 - N_2 junction as shown in figure below. The junction P_1 - N_1 and P_2 - N_2 are forward biased but junction N_1 - P_2 is reverse biased. When sufficient number of charge carriers is injected in P_2 layer by the gate current the junction N_1 - P_2 breakdown and triac starts conducting through $P_1N_1P_2N_2$ layers. Once triac starts conducting the current increases and it's V-I characteristics is similar to that of thyristor. Triac in this mode operates in the first-quadrant.



MODE 2: MT₂ positive, Negative gate current (*I*⁻ mode of operation)



When MT_2 is positive and gate G is negative with respect to MT_1 the gate current flows through P_2 - N_3 junction as shown in figure above. The junction P_1 - N_1 and P_2 - N_3 are forward biased but junction N_1 - P_2 is reverse biased. Hence, the triac initially starts conducting through $P_1N_1P_2N_3$ layers. As a result the potential of layer between P_2 - N_3 rises towards the potential of MT_2 . Thus, a potential gradient exists across the layer P_2 with left hand region at a higher potential than the right hand region. This results in a current flow in P_2 layer from left to right, forward biasing the P_2N_2 junction. Now the right hand portion P_1 - N_1 - P_2 - N_2 starts conducting. The device operates in first quadrant. When compared to Mode 1, triac with MT_2 positive and negative gate current is less sensitive and therefore requires higher gate current for triggering.

MODE 3: MT₂ negative, Positive gate current (*III*⁺ mode of operation)

When MT_2 is negative and gate is positive with respect to MT_1 junction P_2N_2 is forward biased and junction P_1 - N_1 is reverse biased. N_2 layer injects electrons into P_2 layer as shown by arrows in figure below. This causes an increase in current flow through junction P_2 - N_1 . Resulting in breakdown of reverse biased junction N_1 - P_1 . Now the device conducts through layers $P_2N_1P_1N_4$ and the current starts increasing, which is limited by an external load.



The device operates in third quadrant in this mode. Triac in this mode is less sensitive and requires higher gate current for triggering.





In this mode both MT_2 and gate G are negative with respect to MT_1 , the gate current flows through P_2N_3 junction as shown in figure above. Layer N_3 injects electrons as shown by arrows into P_2 layer. These results in increase in current flow across P_1N_1 and the device will turn ON due to increased current in layer N_1 . The current flows through layers $P_2N_1P_1N_4$. Triac is more sensitive in this mode compared to turn ON with positive gate current. (Mode 3).

Triac sensitivity is greatest in the first quadrant when turned ON with positive gate current and also in third quadrant when turned ON with negative gate current. When MT_2 is positive with respect to MT_1 it is recommended to turn on the triac by a positive gate current. When MT_2 is negative with respect to MT_1 it is recommended to turn on the triac by negative gate current. Therefore Mode 1 and Mode 4 are the preferred modes of operation of a triac (I^+ mode and III^- mode of operation are normally used).

TRIAC CHARACTERISTICS

Figure below shows the circuit to obtain the characteristics of a triac. To obtain the characteristics in the third quadrant the supply to gate and between MT_2 and MT_1 are reversed.



Figure below shows the V-I Characteristics of a triac. Triac is a bidirectional switching device. Hence its characteristics are identical in the first and third quadrant. When gate current is increased the break over voltage decreases.



Fig.: Triac Characteristic

Triac is widely used to control the speed of single phase induction motors. It is also used in domestic lamp dimmers and heat control circuits, and full wave AC voltage controllers.

2. EXPLAIN THE CONSTRUCTION, OPERATION & STATIC CHARACTERISTICS OF INSULATED GATE BIPOLAR TRANSISTOR (IGBT) NOV/DEC-2012) (May/June2016)(May 2017)

IGBT is a voltage controlled device. It has high input impedance like a MOSFET and low on-state conduction losses like a BJT.

Figure below shows the basic silicon cross-section of an IGBT. Its construction is same as power MOSFET except that n^+ layer at the drain in a power MOSFET is replaced by P^+ substrate called collector.



Fig.: Insulated Gate Bipolar Transistor

IGBT has three terminals gate (G), collector (C) and emitter (E). With collector and gate voltage positive with respect to emitter the device is in forward blocking mode. When gate to emitter voltage becomes greater than the threshold voltage of IGBT, a n-channel is formed in the P-region. Now device is in forward

conducting state. In this state p^+ substrate injects holes into the epitaxial n^- layer. Increase in collector to emitter voltage will result in increase of injected hole concentration and finally a forward current is established.

CHARACTERISTIC OF IGBT

Figure below shows circuit diagram to obtain the characteristic of an IGBT. An output characteristic is a plot of collector current I_c versus collector to emitter voltage V_{cE} for given values of gate to emitter voltage V_{GE} .



Fig.: Circuit Diagram to Obtain Characteristics



Fig. : Output Characteristics

A plot of collector current I_c versus gate-emitter voltage V_{GE} for a given value of V_{CE} gives the transfer characteristic. Figure below shows the transfer characteristic.

Note

Controlling parameter is the gate-emitter voltage V_{GE} in IGBT. If V_{GE} is less than the threshold voltage V_T then IGBT is in OFF state. If V_{GE} is greater than the threshold voltage V_T then the IGBT is in ON state.

IGBTs are used in medium power applications such as ac and dc motor drives, power supplies and solid state relays.



Fig. : Transfer Characteristic

3. Sketch the four layer construction of an SCR and the two transistor equivalent circuit explains the device operation. (Non / Dec 2016)(May 2017)

A thyristor is the most important type of power semiconductor devices. They are extensively used in power electronic circuits. They are operated as bi-stable switches from non-conducting to conducting state.

A thyristor is a four layer, semiconductor of p-n-p-n structure with three p-n junctions. It has three terminals, the anode, cathode and the gate.

The word thyristor is coined from thyratron and transistor. It was invented in the year 1957 at Bell Labs. The Different types of Thyristors are

- Silicon Controlled Rectifier (SCR).
- TRIAC
- DIAC
- Gate Turn Off Thyristor (GTO)

SILICON CONTROLLED RECTIFIER (SCR)



The SCR is a four layer three terminal device with junctions J_1 , J_2 , J_3 as shown. The construction of SCR shows that the gate terminal is kept nearer the cathode. The approximate thickness of each layer and doping densities are as indicated in the figure. In terms of their lateral dimensions Thyristors are the largest semiconductor devices made. A complete silicon wafer as large as ten centimeter in diameter may be used to make a single high power thyristor.



Two transistor model of SCR

OPERATION

When the anode is made positive with respect the cathode junctions $J_1 \& J_3$ are forward biased and junction J_2 is reverse biased. With anode to cathode voltage V_{AK} being small, only leakage current flows through the device. The SCR is then said to be in the forward blocking state. If V_{AK} is further increased to a large

value, the reverse biased junction J_2 will breakdown due to avalanche effect resulting in a large current through the device. The voltage at which this phenomenon occurs is called the forward breakdown voltage V_{BO} . Since the other junctions $J_1 \& J_3$ are already forward biased, there will be free movement of carriers across all three junctions resulting in a large forward anode current. Once the SCR is switched on, the voltage drop across it is very small, typically 1 to 1.5V. The anode current is limited only by the external impedance present in the circuit.



Fig.: Simplified model of a thyristor

Although an SCR can be turned on by increasing the forward voltage beyond V_{BO} , in practice, the forward voltage is maintained well below V_{BO} and the SCR is turned on by applying a positive voltage between gate and cathode. With the application of positive gate voltage, the leakage current through the junction J_2 is increased. This is because the resulting gate current consists mainly of electron flow from cathode to gate. Since the bottom end layer is heavily doped as compared to the p-layer, due to the applied voltage, some of these electrons reach junction J_2 and add to the minority carrier concentration in the p-layer. This raises the reverse leakage current and results in breakdown of junction J_2 even though the applied forward voltage is less than the breakdown voltage V_{BO} . With increase in gate current breakdown occurs earlier.

4) DRAW AND EXPLAIN THE V-I CHARACTERISTICS OF THYRISTOR.(or) DISCUSS THE DIFFERENT MODES OF OPERATION OF THYRISTOR WITH THE HELP OF ITS STATIC V-I CHARACTERISTICS.(Nov/Dec 2017)(Apr/May 2018)



Fig: V-I Characteristics

A typical V-I characteristics of a thyristor is shown above. In the reverse direction the thyristor appears similar to a reverse biased diode which conducts very little current until avalanche breakdown occurs. In the forward direction the thyristor has two stable states or modes of operation that are connected together by an unstable mode that appears as a negative resistance on the V-I characteristics. The low current high voltage region is the forward blocking state or the off state and the low voltage high current mode is the on

state. For the forward blocking state the quantity of interest is the forward blocking voltage V_{BO} which is defined for zero gate current. If a positive gate current is applied to a thyristor then the transition or break over to the on state will occur at smaller values of anode to cathode voltage as shown. Although not indicated the gate current does not have to be a dc current but instead can be a pulse of current having some minimum time duration. This ability to switch the thyristor by means of a current pulse is the reason for wide spread applications of the device.

However once the thyristor is in the on state the gate cannot be used to turn the device off. The only way to turn off the thyristor is for the external circuit to force the current through the device to be less than the holding current for a minimum specified time period.

HOLDING CURRENT I H

After an SCR has been switched to the on state a certain minimum value of anode current is required to maintain the thyristor in this low impedance state. If the anode current is reduced below the critical holding current value, the thyristor cannot maintain the current through it and reverts to its off state usually I_{μ} is associated with turn off the device.

LATCHING CURRENT I

After the SCR has switched on, there is a minimum current required to sustain conduction. This current is called the latching current. I_{L} associated with turn on and is usually greater than holding current.



Fig.: Effects on gate current on forward blocking voltage

5. Explain the construction operation and characteristics of UJT? (May/June2016), (Nov/Dec2015)

UNI-JUNCTION TRANSISTOR (UJT)

Construction:



Fig.: (a) Basic structure of UJT (b) Symbolic representation (c) Equivalent circuit

UJT is an n-type silicon bar in which p-type emitter is embedded. It has three terminals base1, base2 and emitter 'E'. Between B_1 and B_2 UJT behaves like ordinary resistor and the internal resistances are given as R_{B1} and R_{B2} with emitter open $R_{BB} = R_{B1} + R_{B2}$. Usually the p-region is heavily doped and

n-region is lightly doped. The equivalent circuit of UJT is as shown. When V_{BB} is applied across B_1 and B_2 , we find that potential at A is

$$V_{AB1} = \frac{V_{BB}R_{B1}}{R_{B1} + R_{B2}} = \eta V_{BB} \left[\eta = \frac{R_{B1}}{R_{B1} + R_{B2}} \right]$$

 η is intrinsic standoff ratio of UJT and ranges between 0.51 and 0.82. Resistor R_{B2} is between 5 to 10K Ω .

OPERATION

When voltage V_{BB} is applied between emitter 'E' with base 1 B_1 as reference and the emitter voltage V_E is less than $(V_D + \eta V_{BE})$ the UJT does not conduct. $(V_D + \eta V_{BB})$ is designated as V_P which is the value of voltage required to turn on the UJT. Once V_E is equal to $V_P \equiv \eta V_{BE} + V_D$, then UJT is forward biased and it conducts.

The peak point is the point at which peak current I_p flows and the peak voltage V_p is across the UJT. After peak point the current increases but voltage across device drops, this is due to the fact that emitter starts to inject holes into the lower doped n-region. Since p-region is heavily doped compared to n-region. Also holes have a longer life time, therefore number of carriers in the base region increases rapidly. Thus potential at 'A' falls but current I_E increases rapidly. R_{B1} Acts as a decreasing resistance.

The negative resistance region of UJT is between peak point and valley point. After valley point, the device acts as a normal diode since the base region is saturated and R_{B1} does not decrease again.



Fig.: V-I Characteristics of UJT



- The DIAC can be turned ON only when the applied voltage across it is main terminal reaches the break over voltage.
- The M.T.2 is positive with respect o M.T.1, the DIAC passes current through the DIAC $P_1N_1P_2N_2$ from M.T.2 to
- M.T.1 as shown in Fig. 5.12 (a). The DIAC turn 'ON' the applied voltage makes M.T.2 negative with respect to the M.T.1, the DIAC current through the diode
- When the current drops below the holding value. It is used as a triggering device.

Characteristics of a DIAC

The DIAC is operated with M.T.2 positive with respect to M.T.1, the V I characteristics obtained is as shown in Fig. 5.13 by the curve marked *OAB*. Similarly the DIAC is operated with its M.T.2 negative with respect to M.T.I, the V-l characteristics obtained as shown in Fig. 5.13 by the curve marked *OCD*.

Applications

The DIAC is used as a triggering device; it is not a control device. It is used in,

• Temperature control





7. Explain drain and transfer characteristics of JFET?(May 2017) Characteristics of JFET:-

The circuit diagram to obtain the characteristics of JFET is shown in fig.



The characteristics that we consider are

i)Drain characteristics ii)Transfer characteristics

In drain characteristics the relation between Id and VDS for different values of VGS is plotted. In transfer characteristics the relation between ID and VDGS for constant is plotted.

JFET drain characteristics with VGS=0 (May 2017)

The drain characteristics for vgs=0 is shown in fig. To plot this characteristics the gate to source voltage is kept at zero and VDS is varied from zero. When VDS is zero the drain current ID is also zero. When VDS is increased the drain current starts flowing through the channel and FET behaves like a resistor till point A. That is for low values of VDS, current varies directly with voltage following ohm's law. The portion of characteristics where the FET behaves like a resistor is known as ohms region. The FET can be used as a voltage variable resistor in this region if we increase VDS, a stage is reached at which pinch off occurs and the drain current reaches a saturation level. The drain to source voltage at which pinch off occurs is known as pinch off voltage Vp,and corresponding ID is known as IDSS. The point B at which pinchoff occuras is shown in fig. Even if we increase Vds above Vp the drain current VDS above Vp the drain current does not increase. The region where the drain current is constant inspite of the variation in VDS is known as pinch-off region. If we increase VDS for there a stage is reached at which the gate channel junction FEt breakdown and increase rapidly. This region in the characteristics is known as breakdown region. When an bias (-1V) is applied between gate source the pinch off occurs at less drain current less than I_{DSS}. The drain characteristics for different values of V_{GS} shown fig.



Characteristics of JFET for VGS=0



Characteristics of JFET for different values of VGs

Transfer characteristics

It is a plot of drain current Id versus V_{GS} constant values. To plot the characteristics V_{DS} is kept constant and V_{GS} is varied. When V_{GS} = the current flowing the FET is Equal to I_{DSS} and when $V_{GS}=V_{GS}$ (off), the drain current is zero.

Shockley's equation:-

The relation between V_{GS} and I_D can be represented by Shockley's equation $I_D = I_{DSS}(1-V_{GS}/Vp)^2$ ------3.1

Using this mathematically expression, we can develop the plot of I_D versus V_{GS} for any JFET, provide the two parameters I_{DSS} and Vp are known.



Transfer characteristics of JFET.

8. Explain the construction of n-channel JFET? (May/June-2012)

Junction field Effect Transistor (JFET)

Construction:-

The basic construction of an n-channel JFET shown in fig. It consists of an n-type silicon bar referred as channel. Two small pieces of p-type material are attached to its side forming pn junction. If that is of n-type the JFET is called as n channel JFET and if the bar is of p type it is called a p-channel JFET. Shows schematic diagram of both types FET's with symbol



A)n-channel JFET

The channel ends are designated as source (S) and drain (D). The source 's' is the terminal through which the majority carries enters the bar and drain D is the terminal through which the majority carries leave the bar. The two p-regions, which are formed by alloying or by diffusion, are connected together and their terminal is called gate



c) p-channel JFET

When no bias is applied to JFET, depletion regions are formed at two pn junction as shown in fig. Recall that depletion region is a region depleted of charge carries and therefore behaves as insulators.

9. What is MOSFET? Explain working principle and characteristics of depletion MOSFET?elaborately discuss the drain current characteristics and transfer characteristics of MOSFET. (May/June 2016) (Apr/May 2018)

Depletion MOSFET:-

• The construction of an n-channel depletion MOSFET is shown in fig. If consists of a lightly doped p-type substrate in which two highly doped n-regions are diffused. The two heavily doped n-regions act as the source and drain. A lightly doped n-type channel is introduced between the two heavily doped source and drain. A thin layer of $(1\mu m \text{ thick})$
silicon dioxide is coated on the surface. Holes are cut in the oxide layer to make contact with n-regions due to sio₂ layer the gate is completely insulated from the channel. This permits operation with gate source or gate channel voltages above and below zero. In addition the insulated layer of sio₂ accounts for very high input impedance of MOSFET. In some MOSFETS the p-type substrate is internally connected to source, whereas in many discrete devices an additional terminal is provided for substrate labeled SS.



SS substrate

Basic operation:-

In fig a voltage VDS is applied between the drain and source terminals and the gate to source voltage is set to zer. As a result, current is established from drain to source (conventional direction) similar to JFET like in JFET, the satuarated drain current IDSS flow during pinch-off and it is labeled as IDSS.



If a negative voltage is applied to gate with repeat to source. These holes recombine with electrons and reduce the number of free electrons in the n-channel available for conduction. The more negative the bias, lesser the number of free electrons in the channel. Since the negative voltage on the gate deplete channel, the device is referred to as depletion MOSFET. The depletion

mode of operation is similar to JFET operation. When sufficient negative voltage is applied to gate the channel may be completely cut off and the corresponding V_{GS} is called (V_{GS} (OFF)).

If a positive voltage is applied to gate with respect to source then the electrons are induced in the channel. The induced electrons constitute additional current from source to drain. If we increase V_{GS} more in positive direction more number of electrons is induced and hence the drain current increases. That is, the application of a positive gate –to –source voltage has enhanced the number of charge carriers compared to that of when $V_{GS}=0v$ For this reason the mode in which the MOSFET. Operates for positive values of gate-to-source voltage is known as enhancement mode.



It is a plot of drain current versus drain source voltage for various value of gate-source voltage. The drain characteristics of depletion MOSFET is shown ii fig. Note that for negative of V_{GS} the characteristics of depletion MOSFET is similar to those N-channel JFET. If the gate is made positive additional carrier are introduced in the channel and the channel conductivity increases. Therefore the depletion MOSFET consists of two regions of operation

The transfer characteristics of deletion MOSFET is shown in fig. The general shape of the transfer characteristics is similar to those for the JFET. However the deletion MOSFET can be operated with $V_{GS}>0$. As a result IDSS is not maximum drain current as it is for JFET. The equation fior transfer characteristics curve of depletion MOSFET is same as that of JFET.

The three circuit symbols for n-channel MOSFET and p-channel MOSFET are shown in fig.



Symbol of N-channel and P-channel MOSFET'S

10. Explain construction and operation of Junction Field Effect Transistor (JFET)? (NOV/DEC 2012)

Construction:-

The basic construction of an n-channel JFET is shown in fig. It consists of an n-type silicon bar referred as the channel. Two small pieces of p-type material are attached to its sides forming pn junctions. If the bar is of n-type the JFET is called as on n-channel JFET, and if the bar is of ptype it is called a p-type channel JFET fig shows schematic diagram of both types of FET's with their symbols.



P-channel JFET

a)Symbol

The channel ends are designated as source(S) and drain (D). The source S is the terminal through which the majority carriers enters the bar and drain D is the terminal through which the

majority carriers leave the bar. The two p-regions, which are formed by alloying or by diffusion, are connected together and their terminal is



P-channel JFET

Called gate. When no bias applied to JFET, depletion regions are formed at two pn junctions as shown in fig. Recall that depletion region is a region depleted of charge carriers and therefore behaves insulators

Operation of N-channel JFET

When Vds is of some fixed positive value and reverse bias on Vgs increasing.



Operation of N-channel JFET

Let us assume that the gate is not biased and a fixed positive voltage is applied between the drain and source terminals as shown in fig. Due to this applied voltage will move through the n-type channel from source to drain. When the gate is negative biased with respect to source, the pn junction are reverse biased and the depletion region are formed. Since the channel is lightly doped compared to heavily doped p-region, the depletion region penetrates deeply into the channel. As a result the effective channel resistance significantly and reduces the drain current ID. If the reverse biase on the gate is increased further the depletion will cover the entire width of the channel and ID is cut off completely fig.

2.VGS=0,VDS is varied

First assume that the gate source voltage (VgS) is set to the zero. When the drain source voltage VDS is also zero, the current flowing through FEt is also zero that is ID=0.The instant the voltage VDS is applied, electrons starts flowing from source to drain terminals establishing the current ID under this condition the channel between drain and source act as a resistance.

11. With the help of suitable diagram explain the working of n-channel enhancement MOSFET?(May/June-2013), (May/June2016), (Nov/Dec2015)(May 2017) (Apr/May 2018)

• The construction of n-channel enhancement MOSFET is shown in fig. like depletion MOSFET it also consists of a p-type substrate and two heavily doped n-regions that act as source and drain. The sio₂ layer is present to isolate the gate from the region between the drain and source. The source and drain terminals are connected through metallic contacts to n-doped regions. But the enhancement MOSFET does not contain diffused channel MOSFET does not contain diffused channel between the source and drain



Enhancement MOSFET

When the drain is made positive with repeat to source and no potential is applied to gate due to absence of the channel, a small drain current (ie., a reverse leakage current) flows. The we apply a positive voltage to that gate with respect to source and substrate, negative charge carriers are induced in the substrate the negative charge carriers which are minority carriers in the p-type substrate form an "inversion layer". As the gate potential is increased more and more negative charge carriers are induced. There negative carriers that are accumulated between source and drain current flows from source to drain through the induced channel. The magnetized of the drain current depends on the gate potential. Since the conduction of the channel is enhanced by the positive bias voltage on the gate the device known as enhancement MOSFET.



Drain characteristics:-

The drain characteristics of enhancement MOSFET is shown in fig.

The current IDSS for VGS=0 is very small of the order of nano amperes shown in fig. Note that the drain current increases with positive increases with positive increase in gate source have voltage.



Transfer characteristics:-



Transfer characteristics:-

The n-channel enhancement MOSFET requires a positive gate to source voltage for its operation fig shows the general transfer characteristics of an n-channel MOSFET. Since the drain current is zero for VGS=0, the IDSS is zero for this device. As VGS is made positive the current ID increases slowly at first and then more rapidly with an increase in VGS. The gate source voltage at which there is significant increase in drain current is called the threshold voltage and is referred to as VT or VGS the equation for the transfer characteristics of enhancement MOSFET differs as the curve states at VGS(th) rather than at VGS. The equation for transfer characteristics is $I_D=K(V_{GS}-V_{GS}(th))^2$

12. Explain about the transistor operation.

Applying external voltage to a transistor is called biasing. In order to operate transistor properly as an amplifier, it is necessary to correctly bias the two PN junctions with external voltages. Depending upon external bias voltage polarities used, the transistor works in one of the three regions.

- 1. Active region
- 2. Cut-off region
- 3. Saturation region

S.No	Region	Emitter Base	Collector Base	Operation of a transistor
1	Active	Forward biased	Reverse biased	Acts as an amplifier
2	Cut off	Reverse biased	Reverse biased	Acts as an open switch
3	Saturation	Forward biased	Forward biased	Acts as an closed switch

To bias the transistor in its active region the emitter base junction is forwardbiased, while the collector-base junction in reverse-biased as shown in Fig.The Fig. shows the circuit connections for active region for both NPN andPNP transistors.



Operation of NPN transistor:

As shown in fig. the forward bias applied to the emitter base junction of an NPN transistor causes a lot of electrons from the emitter region to cross over to the base region. As the base is lightly doped with P-type impurity, the number of holes in the base region is very small and hence the number of electrons that combine with holes in the P – type base region is also very small. Hence a few electrons combine with holes to constitute a base current I_B. The remaining electrons (more than 95%) crossover into the collector region to constitute a collector current I_C. Thus the base and collector current summed up give the emitter current i.e. $I_E=-(I_C+I_B)$.



Fig. Current in NPN transistor

In the external circuit of the NPN bipolar junction transistor, the magnitudes of the emitter current I_E , the base current I_B and the collector current I_C are related by $I_E=I_C+I_B$.

Operation of PNP transistor:

As shown in fig. the forward bias applied to the emitter – base junction of a PNP transistor causes a lot of hoses from the emitter regions to cross over to the base region as the base is lightly doped with N-type impurity. The number of electrons in the base regions is very small and hence the number of holes combined with electrons in the N – type base region is also very small. Hence a few holes combined with electrons to constitute a base current I_B .



Fig. Current in PNP transistor

The remaining holes (more than 95%) cross over in to the collector region to constitute a collector current I_C . Thus the collector and base current when summed up gives the emitter current. i.e. $I_E=-(I_C+I_B)$.

In the external circuit of the PNP bipolar junction transistor, the magnitudes of the emitter current I_E , the base current I_B and the collector current I_C are related by

The equation gives the fundamental relationship between the currents in a bipolar transistor circuit. Also, this fundamental equation shows that there are current amplification factors α and β in common base transistor configuration and common emitter transistor configuration respectively for the static (d.c) currents, and for small changes in the currents.

Large – signal current gain (α). The large signal current gain of a common base transistor is defined as the ratio of the negative of the collector – current increment to the emitter – current change from cut off (I_E=0) to I_E,i.e.

$$\alpha = -\frac{\left(I_{c} - I_{CBO}\right)}{I_{E} - 0}$$

where I_{CBO} (or I_{CO}) is the reverse saturation current flowing through the reverse biased collector – base junction. i.e. the collector to base leakage current with emitter open. As the magnitude of I_{CBO} is negligible when compared to I_E , the above expression can be written as

$$\alpha = \frac{I_{c}}{I_{E}}$$

Since I_C and I_E are flowing in opposite directions, α is always positive. Typical value of α ranges from 0.90 to 0.995. Also, α is not a constant but varies with emitter current I_E , collector voltage V_{CB} and the temperature.

13. Explain various characteristics of BJT in Common Base configuration with neat diagram.

Common Base Configuration (CB configuration):

This configuration is also called the grounded base configuration. In this case the input is connected between emitter and base while the output is taken across the collector and base. Thus the base of the transistor is common to both input and output circuits and hence the name, common base configuration. The common base circuit arrangement for NPN transistors is shown in Fig.

Current Amplification Factor (α):

The current amplification factor is defined as the ratio of changes in Collector current (ΔI_C) to the change in emitter current (ΔI_E) when the collector to base voltage (V_{CB}) is maintained at a constant value.

$$\alpha = (\Delta I_C) / (\Delta I_E)$$
 (at constant V_{CB})

The value of α is always less than unity. The practical value of transistors lie between 0.95 and 0.99.

Characteristics of Common Base Configuration:

The circuit arrangement for determining the characteristics of a common base NPN transistors is shown in Fig.In this circuit, the collector to base voltage (V_{CB}) can be

varied by adjusting the potentiometer R_2 . The emitter to base voltage (V_{EB}) can be varied by adjusting the potentiometer R_1 . The DC voltmeters and DC milliammeters are connected in the emitter and collector circuits to measure the voltages and currents.



1. Input Characteristics:

The curve plotted between the emitter current (I_E) and the emitter to base voltage (V_{EB}) at constant collector to base voltage (V_{CB}) are known as input characteristics of a transistor in common base configuration.



Input Resistance (R_i):

It is the ratio of change in emitter to base voltage (ΔV_{EB}) to the corresponding change in emitter current (ΔI_E) for a constant collector to base voltage (V_{CB}).

$$R_i = \frac{\Delta V_{EB}}{\Delta I_E}$$
 (at constant V_{CB})

2. Output Characteristics:

The curve plotted between the collector current (I_C) and the collector to base voltage (V_{CB}) at constant emitter current (I_E) are known as output characteristics of a transistor is common base configuration.



The output characteristics are as shown in Fig. and it can be divided into three important regions namely

(i) Saturation region (ii) Active region (iii) Cut-off region.

(i) Saturation Region:

In this region, collector to base voltage (V_{CB}) is negative for a NPN transistor. A small change in collector to base voltage (V_{CB}) results in a large valve of collector current.

(ii) Active Region:

In this region the collector current (I_C) is almost equal to the emitter current (I_E). The transistor is always operated in this region. In the active region, the curves are almost flat. A very large change in V_{CB} produces only a very small change in I_C . It means that the circuit has very high output resistance about 500 K Ω .

(iii) Cut-off Region:

It is the region along the X-axis as shown by shaded or dotted portion. This corresponds to the curve marked $I_E=0$. In the cut-off region both the junctions of a

Transistor are reverse biased. A small collector current flows even when the emitter Current (I_E) is equal to zero.

If the collector to base voltage (V_{CB}) is increased beyond a certain large value, the collector current (I_C) increases rapidly due to avalanche breakdown and the transistor action is lost. This region is called breakdown region.

14.For a transistor connected in CE configuration, sketch the typical output and input characteristics and explain the shape of characteristics.

Common Emitter Configuration (CE Configuration):

This configuration is also called the grounded emitter configuration. In this case the input is connected between base and emitter, while the output is taken across the collector and emitter. Thus emitter of the transistor is common to both input and output circuits and hence the name, common emitter configuration. The common emitter arrangement for NPN transistor is as shown in Fig.



Base Current Amplification Factor (β):

The base current amplification factor is defined as the ratio of change in collector current (ΔI_C) to the change in emitter current (ΔI_E) when the collector to emitter voltage(V_{CE}) is maintained at a constant value.

$$\beta = \frac{\Delta I_C}{\Delta I_B}$$
 (at constant V_{CE})

The value of β is always greater then unity. Practical value of β in commercial transistors lie between 20 to 500.

Characteristics of common Emitter configuration:

The circuit arrangement for determining the characteristics of a common emitter NPN transistor is shown inFig.In this circuit, the collector to emitter voltage (V_{EC}) can be varied by adjusting the potentiometer R_2 . The base to emitter voltage (V_{BE}) can be varied by adjusting the potentiometer R_1 . The DC voltmeters and milliammeters are connected in the base and collector circuits to measure the voltages and currents.



1. Input Characteristics:

The curve plotted between the base current (I_B) and the base to emitter voltage (V_{BE}) at constant collector to emitter voltage (V_{CE}) at constant collector to emitter voltage (V_{CE}) are known as input characteristics of a transistor in common emitter configuration.



Input Resistance (R_i): It is the ratio of change in base to emitter voltage (V_{BE}) to the Corresponding change in base current (ΔI_B) for a constant collector to emitter voltage (v_{CE}).

 $R_i = \frac{\Delta V_{BE}}{\Delta I_B}$ (at constant V_{CE})

When the collector to emitter voltage (V_{CE}) is increased, the value of base current (I_B) decreased slightly as shown in Fig.

2. Output Characteristics:



The curves plotter between the collector current (I_C) and the collector to emitter Voltage (V_{CE}) at constant base current (I_B) is known as output characteristic of a transistor in common emitter configuration.

The output characteristic may be divided into three important regions namely saturation region, active region, and cut-off region.

(i) Saturation Region:

In this region (shown by dotted area) a small change in collector to emitter voltage (V_{CE}) results in a large value of collector current.

(ii) Active Region:

It is the region between saturation and cut-off region. In this region the curves are

almost flat. When the collector to emitter voltage (V_{CE}) is increased. Further, the collector current I. slightly increases. The slope of the curve is little bit more than the output characteristics of common base configuration. Therefore the output resistance (R_o) of this configuration is less as compared to common base configuration.

(iii) Cut-off Region:

It is the region along the X-axis is shown by shaded area. This corresponds to the curve marked $I_B = 0$. In the cut-off region both the junctions of a transistor are reverse biased. A small collector current flows even when the base current (I_B) is equal to zero. It is the reverse leakage current (I_{CE_0})that flows in the collector circuit.

If the collector to emitter voltage (V_{CE}) is increased beyond a certain large collector current (I_C) increases rapidly due to avalanche breakdown and the action is lost. This region is called breakdown region.

15. Explain various characteristics of BJT in Common Collector configuration with neat diagram.

Common collector configuration (CC configuration):



This configuration is also called the grounded collector configuration' In this case the input is common between base and Collector. While the output is taken across the emitter and collector. Thus the collector of the transistor is common to both input and output circuits and hence the name common collector configuration. The common collector circuit arrangement for NPN transistor as shown in Fig.

Current Amplification Factor (γ):

The current amplification is defined as the ratio of change in emitter current (ΔI_E) to the change in base current (ΔI_B). It is generally denoted by γ .

$$\gamma = \frac{\Delta I_E}{\Delta I_B}$$

The value of γ is nearly equal to β .

Characteristics of common Collector configuration:

The circuit arrangement for determining the characteristics of a common collector

NPN transistor is shown in Fig. In this circuit, the emitter to collector voltage (V_{EC})

can be varied by adjusting the potentiometer R_2 . The base to collector voltage (V_{BC}) can be varied by adjusting the potentiometer R_1 . The DC voltmeter and millimeters are connected in the base and emitter circuits to measure the voltages and currents.



1. Input Characteristics:

The curves plotted between the base current (I_B) and the base to collector voltage (V_{BC}) at constant emitter to collector voltage (V_{EC}) are known as input characteristics of a transistor in common collector configuration.



2. Output Characteristics:

The curves plotted between the emitter current (I_E) and the emitter to collector voltage (V_{EC}) at constant base current (I_B) are known as output characteristics of a transistor is common collector configuration.



16. Compare the performance of a transistor in three different configurations. (Nov/Dec 2012)

(**OR**)

Compare the input resistance, output resistance and voltage gain of CB, CC and CE configuration.

Property	СВ	СЕ	CC
Input resistance	Low (about 100Ω)	Moderate (about 750 Ω)	High (about 750 k Ω)
Output resistance	High (about 450 Ω)	Moderate (about 45 Ω)	Low (about 25Ω)
Current gain	1	High	High
Voltage gain	About 150	About 500	Less than 1
Phase shift	0 or 360°	180°	0 or 360°
Between input & output voltages Applications	For high frequency circuits	For audio frequency circuits	For impedance matching

17. For an n channel silicon FET with a = $3*10^{-4}$ cm and N_D = 10^{15} electronics/cm³ find (a) the pinch off voltage and (b) the channel half width for V_{GS} = $\frac{1}{2}$ VP and I_D = 0. (May / Jun 2016)

Solution:

The relative dielectric constant of silicon is given in table 5-1 as 12, and hence $\epsilon = 12\epsilon_0$. Using the value of *e* and ϵ_0 from appendixes A and B, we have from Eq expressed in mks units,

$$V_P = \frac{1.60 \times 10^{-19} \times 10^{21} \times (3 \times 10^{-6})^2}{2 \times 12 \times (36\pi \times 10^9)^{-1}} = 6.8V$$

b. Solution Eq for b, we obtain for $V_{GS} = \frac{1}{2} V_P$

$$b = a \left[1 - \left(\frac{V_{GS}}{V_P}\right)^{1/2} \right] = (3 \times 1^{-4}) \left[1 - \left(\frac{1}{2}\right)^{\frac{1}{2}} \right] = 0.87 \times 10^{-4} cm$$

Hence the channel width has been reduced to about one third its value for $V_{GS} = 0$

18. Explain the selection of Q point for transistor bias circuits and discuss the limitations on the output voltage swing. (Nov / Dec 2015)

The dc load line for a transistor circuit is a straight line drawn on the transistor output characteristics. For a common emitter CE circuit. The load line is a graph of collector current versus collector emitter voltage for a given value of collector resistance and a given supply voltage. The load lines show all corresponding levels of I_c and V_{CE} that can exist in a particular circuit.

Consider the common emitter circuit in fig. Note that the polarities of the transistor terminal voltage are such that the base emitter junction is forward biased and the collector base junction is reverse biased. These are the normal bias polarities for the transistor junctions. The dc load line for the circuits in fig drawn on the device common emitter characteristics in fig.



 $V_{CE} = (Supply voltage) - (Voltage drop across R_C)$

 $V_{CE} = V_{CC} - I_C R_C$

If the base emitter voltage is zero, the transistor is not conducting and IC = 0. Substituting the V_{CC} and R_C values from fig into equal 5-1

 $V_{CE} = 20V - (0*10k \text{ ohms}) = 20V$

Plot point A on the common emitter characteristics in fig. 5-2 at $I_c = 0$ and $V_{CE} = 20V$. This is one point on the dc load line.

Now assume a collector current of 2mA, and calculate the corresponding collector emitter voltage level.

 $V_{CE} = 20V - (2mA*10k \text{ ohms}) = 0V$

Plot point B fig 5-2 at VCE = 0 and $I_C = 2mA$. The straight line drawn though point A and point B is the dc load line for $R_C = 10$ kohms and $V_{CC} = 20V$. If either of these two quantities is changed, a new load line must be drawn.



As already stated the dc load line represents all corresponding I_C and V_{CE} levels that can exist in the circuit as represented by Eq. 5-1 for example a point plotted at $V_{CE} = 16V$ and $I_C = 1.5$ mA on fig 5-2 does not appear on the load line. This combination of voltage and current cannot exist in this particular circuit. Knowing any one of I_B , I_C , or V_{CE} , it is easy to determine the other two from a dc load line drawn on the device characteristics. It is not always necessary to have the device characteristics in order to draw the dc load line. A simple graph of I_C versus V_{CE} can be used as demonstrated in example 5-1.

Limitation on the output voltage swing:

The maximum possible transistor collector emitter voltage sing for a given circuit can be determined without using the transistor characteristics. For convenience, it may be assumed that I_c can be driven to zero at one extreme and to V_{cc} / R_c at the other extreme, [see fig]. This changes the collector emitter voltage from VCE = V_{cc} to VCE = 0, as illustrated in fig. thus with the Q point at the center of the load line, the maximum possible collector voltage swing is seen to be approximately $\mp V_{cc}/2$.

19)Describe the operation of UJT as a relaxation oscillator and derive its frequency of oscillation?(Nov/Dec 2016)

UJT as a relaxation oscillator consists of UJT and a capacitor C_E which is charged through R_E as the supply voltage V_{BB} is switched ON. The voltage across the capacitor increases exponentially and when the capacitor voltage reaches the peak point voltage V_p , the UJT starts conducting and the capacitor voltage is discharged rapidly through EB₁ and R₁.After the peak point voltage of UJT is reached, it provides negative resistance to the discharge path which is useful in working of the relaxation oscillator. As the capacitor voltage reaches zero the device then cuts off and capacitor CE starts to charge again. This cycle is repeated continuously generating a saw tooth waveform across C_E .

The inclusion of external resistors R_2 and R_1 in series with B_2 and B_1 provides spike waveform. When the UJT fires, the sudden surge of current through B_1 causes drop across R1, which provides positive spikes. At the time of firing fall of V_{EB1} causes I_2 to increases rapidly which generates negative going spikes across R_2 .

By changing the value of R_E and C_E the frequency of oscillation changes.



Frequency of oscillation:

Voltage across the capacitance prior to breakdown is given by

$$V_{c} = V_{BB}(1 - e^{-t/R_{E}C_{E}})$$

 $R_E C_E$ - Charging time constant

Discharge of capacitor occurs when V_C is equal to the peak point voltage V_p ,

$$V_{p} = \eta V_{BB} = V_{BB} (1 - e^{-t/R_{E}C_{E}})$$

Where $\eta = (1 - e^{-t/R_E C_E})$

$$e^{-t/R_EC_E} = 1 - \eta$$

Taking Log on both side

$$\frac{t}{R_E C_E} = \log_e \frac{1}{(1 - \eta)}$$
$$t = R_E C_E \ln \frac{1}{(1 - \eta)}$$
$$f = 1/t = \frac{1}{R_E C_E \ln \frac{1}{(1 - \eta)}}$$

20) Design a voltage divider bias circuit for transistor to establish the quiescent point V_{CE}=12v,Ic=1.5 mA, Stability factor $S \le 3$, $\beta = 50$, $V_{BE} = 0.7V$, VCC = 22.5V and $Rc = 5.6 K\Omega$.(May 2017) (Nov/Dec 2017)



 $\beta = 50, V_{BE} = 0.7 V, V_{CC} = 22.5 V, R_C = 5.6 k\Omega, V_{CE} = 12 V, I_C = 1.5 mA, S \le 3$ Emitter Resistance (R_E)

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

12 = 22.5 - (1.5 × 10⁻³)(5.6 × 10³ + R_E)
= 14.1 - 1.5 × 10⁻³R_E
R_E = 1.4 × 10³ Ω = 1.4k Ω

Resistances R_1 and R_2

Stability factor (s)

$$3 = \frac{\beta + 1}{1 + \beta \left(\frac{R_E}{R_{th} + R_E}\right)}$$

= $\frac{50 + 1}{1 + 50 \times \frac{1.4 \times 10^3}{R_{th} + 1.4 \times 10^3}} = \frac{51}{1 + \frac{70 \times 10^3}{R_{th} + 1.4 \times 10^3}}$
3 $\left[\frac{(R_{th} + 1.4 \times 10^3) + 70 \times 10^3}{R_{th} + 1.4 \times 10^3}\right] = 51$
3 $\left[\frac{(R_{th} + (1.4 \times 10^3) + 70 \times 10^3)}{R_{th} + 1.4 \times 10^3}\right] = 51$
3[$(R_{th} + 1.4 \times 10^3)$] + $(70 \times 10^3) = 51 (R_{th} + 1.4 \times 10^3)$
48[$R_{th} + (1.4 \times 10^3)$] = 210×10^3
 $R_{th} + 1.4 \times 10^3 = \frac{(210 \times 10^3)}{48} = 4375$
 $R_{th} = 4375 - 1.4 \times 10^3$
= $2975 \ \Omega = 2.98 \ k\Omega$
w.k.J
For good voltage divider the value of resistor

 $R_2=0.1\beta.R_E$

 $= 0.1 \times 50 \times (1.4 \times 10^3)$

 $= 7 \times 10^3 \Omega = 7k\Omega$

The venin's Resistance (R_{th})

$$2.98 = R_1 ||R_2|$$
$$= \frac{R_1 \cdot R_2}{R_1 + R_2} = \frac{7R_1}{R_1 + 7}$$

 $2.98(R_1 + 7) = 7R_1$ $4.02R_1 = 20.86$

$$R_1 = \frac{20.86}{4.02} = 5.2 \ k\Omega$$

21.Explain the emitter bias method used in transistor amplifier circuits.(Nov/Dec 2017)

Emitter Bias

This biasing network uses two supply voltages, V_{CC} and V_{EE} , which are equal but opposite in polarity. Here V_{EE} forward biases the base-emitter junction through R_E while V_{CC} reverse biases the collector-base junction. Moreover

$$\begin{split} V_E &= -V_{EE} + I_E R_E \\ V_C &= V_{CC} - I_C R_C \\ V_B &= V_{BE} + V_E \\ I_C &= \beta I_B \\ I_E &\approx I_C \end{split}$$

In this kind of biasing, I_C can be made independent of both β and V_{BE} by choosing R_E>> R_B/ β and

 V_{EE} >> V_{BE} , respectively; which results in a stable operating point.



<u>UNIT III</u> 2Marks Q & A

1. What is the relation between α and β of the transistor?

$$\alpha = \frac{\beta}{\beta+1}$$

2. Why must the base be narrow for the transistor action?

 β is the ratio of I_C to I_B. I_B becomes less if the base width is narrow. Higher value of β can be obtained with lower value of base current.

3. What are emitter efficiency and base transport factor of a transistor?

The ratio of current of injected carriers at emitter junction to the total emitter current is called the emitter injection efficiency. Transport Factor , $\beta = I_C / I_B$

4. Why emitter is always forward biased and collector is always reverse biased with respect to base?

To supply majority charge carrier to base and to remove the charge carriers away from the collector-base junction.

5. Why CE configuration is most popular in amplifier circuits?

Because its current, voltage and power gain are quite high and the ratio of output impedance and input impedance are quite moderate.

6. What is the relation between the current of a transistor?

 $I_E\!=I_B \ + I_C$

7. How manyh-parameters arethereforatransistor?

 h_{f} -reversevoltage gain h_{O} -outputadmittance.

h_i,-input impedance

hf-forward current gain

8. What aretheunitsforh11andh22?

h11 -ohm;h22-ohms (or) siemen.

9. Whyh-parametersare called hybrid parameters?

Because they have different units are mixed with other parameters.

10. What are the advantages of the h-parameters? (Apr/May 2011)

- (1) Real numbers up to radio frequencies
- (2) Easy to measure
- (3) Determined from transistor static characteristics curve
- (4) Convenient to use in the circuit analysis and design
- (5) Easily convertible from one configuration to other

13. Draw the hybrid model for a transistor. (Nov/Dec 2012)



14. What are the tools used for small signal analysis of BJT?

- 1) h Parameter circuit model.
- 2) z Parameter circuit model.
- 3) y Parameter circuit model.
- 4) Transconductance parameter circuit model.
- 5) Physical model
- 6) T-model

15.Which is the BJT configuration is suitable for impedance matching application and why? CC configuration is suitable for impedance matching application because of very high input impedance and low output impedance.

16. What are h-parameters?

One of a set of four transistor equivalent circuit parameters that conveniently specify transistor performance for small voltage and current in a particular circuit also known as hybrid parameter.

17. Compare different amplifiers.

		• Large Voltage gain
COMMON SOURCE	Good voltage amplifier and better trans conductance amplifier	High input resistanceHigh output resistance

COMMON DRAIN AMPLIFIER	Good voltage buffer	 Voltage gain ≈ 1 High input resistance Low input resistance
COMMON GATE AMPLIFIERS	Good current buffer	 Current Gain ≈ 1 Low input resistance High output resistance

18) Draw the hybrid small signal model of **BJT** device. (MAY/JUNE2016)



19) What are hybrid parameters?

The hybrid parameters are

- h11 Input resistance,
- h12 Output voltage,
- h21 Forward current transfer ratio,
- h22 Output admittance.

20) Draw the low frequency hybrid model of BJT in common emitter configuration.



 $\mathbf{V}_{b} = \mathbf{h}_{ie}\mathbf{I}_{b} + \mathbf{h}_{re}\mathbf{V}_{c}$

 $\mathbf{I}_{c} = \mathbf{h}_{fe}\mathbf{I}_{b} + \mathbf{h}_{oe}\mathbf{V}_{c}$

21) Define thehie and hfe for a common emitter transistor configuration.

From the h – parameter equivalent circuit of the common emitter configuration.

Hie = $\Delta V_{BE} / \Delta I_B | V_{CE}$ constant

Hfe = $\Delta I_C / \Delta I_B | V_{CE}$ constant

22) What are the steps used for small signal analysis of BJT?

i.) Draw the actual circuit diagram

ii.) Replace coupling capacitors and emitter bypass capacitor by short circuit.

iii.)Replace d.c source by a short circuit. In other words, short V_{CC} and ground lines.

23) Give the current gain expression for a common emitter transistor configuration.

Current gain for common emitter configuration:

Ai = - Ic / Ib = - hfe / 1 + hoe RL

24) Define the four h-parameters.

Input resistance with output short - circuited, in ohms.

h11 = Vi / Ii | Vo = 0

Fraction of output voltage at input with input open circuited. This parameter is ratio of similar quantities, hence unitless.

h12 = Vi / Vo | Ii = 0

Forward current transfer ratio or current gain with output short circuited.

h21 = Io / Ii | Vo = 0

This parameter is a ratio of similar quantities, hence unitless. Output admittance with input open – circuited, in mhos.

h22 = Io / Vo| Ii = 0

25) State Miller's theorem.(Nov/Dec 2016)

Miller's theorem states that, if Z is the impedance connected between two nodes node 1 and node 2, it can be replaced by two separate impedance Z1 and Z2; where Z1 is connected between node - 1 and ground, and node Z2 is connected between node -2 and ground.

The Vi and Vo are the voltages at the node -1 and node -2 respectively, The values of Z1 and Z2 can be derived from the ratio of Vo and Vi, denoted as K. Thus it is not necessary to know the values of Vi and Vo to calculate the values of Z1 and Z2

The values of impedance Z1 and Z2

 $Z1 = Z / 1 - K \qquad \qquad Z2 = Z \times K / K - 1$

26) Define the various h-parameters for a common emitter transistor.

From the h – parameter equivalent circuit of the common emitter configuration.

$$\begin{split} \mathbf{V}_{be} &= \mathbf{h}_{ie}\mathbf{I}_{b} + \mathbf{h}_{re} \ \mathbf{V}_{ce} \\ \mathbf{I}_{c} &= \mathbf{h}_{fe} \ \mathbf{I}_{b} + \mathbf{h}_{oe} \ \mathbf{V}_{ce} \\ \text{where} \mathbf{h}_{ie} &= \frac{\Delta \ VBE}{\Delta \ IB} \mid \mathbf{V}_{CE} \text{constant} \\ \mathbf{h}_{re} &= \frac{\Delta \ VBE}{\Delta \ VCE} \mid \mathbf{I}_{B} \text{constant} \\ \mathbf{h}_{fe} &= \frac{\Delta \ IC}{\Delta \ IB} \mid \mathbf{V}_{CE} \text{constant} \\ \mathbf{h}_{oe} &= \frac{\Delta \ IC}{\Delta \ VC} \mid \mathbf{I}_{B} \text{constant} \end{split}$$

27) What do you mean by faithful amplification?

During the process of raising the strength of the input signal if the shape of the output voltage is exactly same as that of the input signal, the amplification is called faithful amplification.

28) State the advantages of using h-parameters for analyzing transistor amplifiers.

i.) Real numbers at audio frequencies

- ii.) Easy to measure
- iii.) Can be obtained from the transistor static characteristics curves,
- iv.) Convenient to use in circuit analysis and design,
- v.) Most of the transistor manufacturers specify the h parameters.

29) Give the voltage gain for CE configuration including source resistance.

 $Avs = Ai \times RL / Rs + Ri$

= $(-hfe / 1 + hoe RL) \times RL / (Rs + Ri)$

30) Draw generalfrequency response curve of an amplifier.



31) What is the significance of octaves and decades in frequency response?

Octaves and Decades are the measure of change in frequency.

Ten times change in frequency is called a Decade. On the other hand, an Octave corresponds to a doubling of the frequency.

For example, an increase in frequency from 100Hz to 200Hz is an octave. Likewise, a decrease in frequency from 100Hz to 50Hz is also an octave.

If the frequency is reduced to one hundredth of fc (from fc to 0.01 fc), the drop in the voltage gain is -40 dB. In each decade the voltage gain drops by -20 db.

32) What is bandwidth of an amplifier.

The bandwidth of an amplifier is defined as the difference between the lower cut - off frequency and upper cut off frequency.

 $BW=f_2-f_1\\$

33) What do you mean by half-power frequencies?



In the above diagram the frequency f_2 lies in high frequency region, while the frequency f_1 lies in low frequency region.

These two frequencies are also referred to as half power half – power frequencies since gain or output voltage drops to 70.7% of maximum value and this represents a power level of one half the power at the reference frequency in mid – frequency region.

34) State the effect of coupling and bypass capacitors on the frequency response of amplifier.

Reactance of a capacitor is given by $X_c = 1 / 2\pi fc$. At medium and high frequencies, the factor f makes X_c very small, so that all coupling capacitors behave as short circuits. At low frequencies, X_c increases. This increase in X_c drops the signal voltage across the capacitor and reduces the circuit gain. As signal frequencies decrease, the capacitor reactances increase and circuit gain continues to fall, reducing the output voltage.

35) State the effect of internal transistor capacitance on the frequency response of amplifier.

At high frequencies, the reactance of the junction capacitance are low. As frequency increases, the reactance of junction capacitances fall. When these reactance become small enough, they provide shunting effect as they are in parallel with junctions. This reduces the circuit gain and hence the output voltage.

36) What is transconductance? Give its expression for MOSFET.(Nov/Dec 2017)

The transconductance is a ratio of output current to input voltage and hence it represents the gain of the MOSFET.

Tran conductance expression for MOSFET

 $g_m = 2 \sqrt{(KI_{DQ})}$

$$I_{DQ} = K (V_{GSQ} - V_T)^2$$

37) State the values of C_{gd} and C_{gs} in various operating regions of MOSFET.

Values of gate capacitances in Triode Region:

$$C_{gs} = C_{gd} = (WL C_{ox}) \frac{1}{2}$$

Values of gate capacitances in Saturation Region:

 $C_{gs} = (WL C_{ox}) 2/3$

Values of gate capacitances in Cut - off Region:

 $C_{gs} = C_{gd} = 0$

 $C_{gd} = WL C_{ox}$

 C_{ox} – Gate Capacitance.

38) Give the expression for r_0 of NMOS transistor.

 $\mathbf{r}_{o} = (\partial \mathbf{i}_{D} / \partial \mathbf{v}_{DS})^{-1} | \mathbf{v}_{GS} = \mathbf{V}_{GSQ} = \text{const.}$

 $r_{o} = [\lambda K [(v_{GSQ} - V_{T})^{2}]^{-1} \approx [\lambda I_{DO}]^{-1}$

39) Draw the small signal equivalent circuit of CS JFET (Nov/Dec2015)



Small signal equivalent circuit of common-source circuit with NMOS transistor model



40) Draw the small signal equivalent circuit of PMOS transistor.



41) Explain the loading effect.

The small signal overall voltage gain is,

$$G_v = v_o / v_s = -g_m(r_o || R_D)(R_i / R_i + R_{si}) = A_v (R_i / R_i + R_{si})$$

Since Rsi is not zero, the amplifier input signal v_i is less than the signal voltage, This is known as **loading** effect. It reduces the voltage gain of the amplifier.

43)Explain the effect of source resistor on CS MOSFET amplifier.

The source resistor is introduced to stabilize the Q – point against variations in the MOSFET parameters.

In BJT circuits, a source resistor reduces the small gain.

44)What is Gate capacitance in MOSFET.

Gate capacitance is a parallel – plate capacitance formed by a gate electrode with the channel, with the oxide layer acts as a capacitor dielectric. It is denoted as C_{ox} .

45)What do you mean by drain diffusion and source diffusion capacitance?

Drain and Source capacitances are due to the reverse – biased pn junctions formed by the n^+ source region and the p- type substrate, and the n^+ drain region and the p- type substrate. These are denoted as **source diffusion** capacitance and drain diffusion capacitance respectively.

46) List various gate capacitances in MOSFET.

There are three gate capacitances in MOSFET:

 C_{gs-} gatesource capacitance,

Cgd-gate drain Capacitance, and

C_{gb} - gate body Capacitance.

47) Give the expression of unity gain frequency (f_T) for MOSFET amplifier?

Unity gain frequency for MOSFET:

 $f_T = g_m / 2\pi (C_{gs} + C_{gd})$

From the above expression we can say that f_T is proportional togm and inversely proportional to the internal capacitances.

48. What is the need of coupling capacitors in amplifier design? (Nov / Dec 2015)

Coupling capacitors isolates the DC condition of one stage from the following stages.

It is used to couple output of one stage to another stage.

49. Differential between power transistor and signal transistor. (May / Jun 2016)

S.No	Power transistor	Small signal transistor
1	n ⁻¹ drift layer is present	110 n ⁻¹ drift layer
2	Secondary breakdown occurs	No secondary breakdown
3	Used in power circuits	Used in amplifying circuits

50)Draw the hybrid small signal model of CB configuration? (Apr/May 2018)



51)A common emitter amplifier has an input resistance 2.5 kΩ and voltage gain of 200.If the input signal voltage is 5mV.Find the base current of the amplifier.(May 2017) (Nov/Dec 2017)

W.K.T

 i_b -base current, R_i =2.5 k Ω , V_s =5mV

 $2.5 \times 10^{-3} = \frac{V_s}{i_b} = 5 \times 10^{-3} / i_b \therefore i_b = 2 \times 10^{-6} A = 2 \mu A$

52) What is source follower? (Apr/May 2018)

Acommon-drain amplifier, also known as a source follower, is one of three basic single-stage field effect transistor (FET) amplifier topologies, typically used as a voltage buffer.

UNIT-III (16 Marks Q&A)

1. Draw the parameters equivalent circuit or small signal model of a transistor in CE,CB,CC configuration?(Apr/May 2018)

Let us consider the common emitter configuration. The variables i_b , i_c , V_{be} and V_{ce} represent total instantaneous current and voltage respectively.



 i_b = input current i_c = output current V_{be} = input voltage V_{ce} = output voltage

Fig .Common emitter configuration

We may select the current i_b and voltage V_{ce} as independent variables. Since V_{be} is some function of i_b and V_{ce} we can write

 $V_{be} = fun (i_b, V_{ce})$ ------1

Similarly i_c some function of i_b and V_{ce}

 $i_c = fun(i_b, V_{ce})$ ------2

We can express eq (1) & eq (2) in terms of h-parameters equation as below



Fig. h-parameter model transistor in CE configuration

The h-parameters of different added to the h-parameter notation. For common emitter configuration the lower case letter e is added.

 $V_{be} = h_{ie}i_b + h_{re} V_{ce}$ $i_c = h_{fe} i_b + h_{oe} V_{ce}$

Transistor in common base configuration:

For common base configuration the lower case better b is used.





(2) It also has good current gain, power gain and relatively high input and output impedance.



Assume h_{re}=0,

The input impedance: h_{ie} seen to be in series with $h_{re}V_0$.For CE circuit, h_{re} is normally a very small quantity. So that the voltage $h_{re}V_0$ fed back from the output to the input circuit is much smaller than the voltage drop across h_{ie} .

$$Z_i = R_B \| h_{ie} \quad \text{where } R_B = R_1 \| R_2$$

The output impedance: The output voltage variation have liitle effect upon the input of CE circuit, only the output half of the circuit need to be considered in determining the output



impedance.

$$Z_0 = R_C \frac{1}{h_{oe}}$$

The voltage gain: $A_{V^{=}}V_{0}/\ V_{i}$

$$_{W.K.T}V_0 = -i_c R_c \qquad V_i = i_b h_{ie}$$

Where $h_{re} V_0$ is assumed short circuited.

$$\label{eq:action} \begin{split} i_c &= h_{fe}\,i_b \\ A_V &= \text{-}(~h_{fe}~R_C) \;/\;h_{ie} \end{split}$$

Current Gain:

$$\begin{aligned} \mathbf{A}_{\mathrm{I}} &= \mathbf{I}_{0} / \mathbf{I}_{\mathrm{i}} = \mathbf{i}_{\mathrm{c}} / \mathbf{I}_{\mathrm{i}} \\ &= \frac{-i_{c}}{i_{b}} \cdot \frac{i_{b}}{I_{i}} = -\mathbf{h}_{\mathrm{fe}} \frac{i_{b}}{I_{i}} \qquad \qquad \frac{i_{b}}{I_{i}} = \mathbf{R}_{\mathrm{B}} / (\mathbf{h}_{\mathrm{ie}} + \mathbf{R}_{\mathrm{B}}) \\ &= -\mathbf{h}_{\mathrm{fe}} \mathbf{R}_{\mathrm{B}} / (\mathbf{h}_{\mathrm{ie}} + \mathbf{R}_{\mathrm{B}}) \end{aligned}$$

With emitter resistor:

A common emitter amplifier with emitter resistor Re provides feedback and voltage gain stabilized in a CE amplifier But it reduces the gain.

To obtain h-parameter model of the circuit, we replace the transistor by its h-parameter model.




 $Z_{i}' = R_{B} \| Z_{i}$ $Z_{i} = V_{i} / I_{i} = V_{i} / i_{b}$ $V_{i} = h_{ie} i_{b} + i_{e} R_{E}$ $W_{K,T} (i_{e} = i_{b} + i_{c})$ $i_{e} = i_{b} + h_{fe} i_{b} = (1 + h_{fe})i_{b}$

sub eq(2) in eq(1), $V_i = i_b (h_{ie} + (1+h_{fe}) R_E)$ $Z_i = V_i / i_b = h_{ie} + (1+h_{fe}) R_E$ ------3



Since $h_{fe} >> 1A_v = -R_C/R_E$ -----9

Output impedance: Z₀=R_C-----10

Current gain: The current gain is defined as the ratio of output current to input current

 $A_{I} = -h_{fe} R_{B} / R_{B} + Z_{i}$.

Application:

It is used as voltage amplifier, among the three basic amplifier configuration CE amplifier most frequently used.

3. Derive the expression for current gain input impedance and voltage gain of a CC transistor Amplifier.

This circuit is also known as emitter follower amplifier because its voltage gain is close to unity. Hence a change in base voltage appears as an equal change across the load.

Characteristics of CC amplifier:

(1) CC amplifier provide current gain and power gain. but no voltage gain.

(2) It has high input impedance and very low output impedance.



Fig .Common collector amplifier



Fig .ac equivalent of CC amplifier



sub eq(2) in eq(1), $V_i = i_b (h_{ie} + (1+h_{fe}) R_E)$

$$Z_i = V_i / i_b = h_{ie} + (1 + h_{fe}) R_E$$
------3
 $Z_i = R_B \parallel Z_i$

Current gain:The current gain is defined as the ratio of output current to input current $A_I = i_e / I_i = I_e / i_b .i_b / I_{iW.K.T} i_e = (1+h_{fe})i_b$



Open circuit voltage between output terminals = V_s

$$Z_0 = \frac{1 + h_{fe}}{R_E \| h_{ie} + R_S} - 11$$

Application:

(1) The voltage gain of emitter follower as unity, thus it is used as buffer amplifier.

(2) It is used as impedance matching network.

4. Derive the expression for current gain input impedance and voltage gain of a CB transistor Amplifier. (May/June2016)

In this circuit only a fraction of output voltage is feedback to input thus h_{re} is very small. Therefore $h_{rb}V_0$ can be neglected when deriving CB gain and impedance.

Characteristics of CB amplifier:



- (1) This CB circuit provides voltage gain and power gain but no current gain .
- (2) It has high output impedance and very low input impedance thus it is unsuitable for most voltage amplification.



$$\begin{split} \text{Input impedance:} & \text{After neglecting } h_{tb}V_0, \text{ The } Z_e \text{ is given by,} \\ \text{Apply KVL }, V_i = I_e h_{ib} + I_e R_B - I_e R_B = I_e h_{ib} + I_e R_B - I_E h_{fb} R_B \\ I_C = I_e h_{fb} = I_e \left[h_{ib} + R_B - h_{fb} R_B\right] - \dots - 1 \\ Z_e = V_i / I_e = h_{ib} + R_B (1 - h_{fb}) - \dots - 2 \end{split}$$
 \end{split} The actual impedance of the circuit is given by $Z_i = Z_e \parallel R_e - \dots - 3$ Output impedance: The output has very less impact on the input hence the output impedance can be taken as $Z_e \cong 1 / h_{ob}$ The actual output impedance is given by, $Z_0 = R_C \parallel Z_C \cong R_C$ $R_C \text{ is usually much smaller than } 1 / h_{ob}, \text{ soothe circuit impedance is approximately equal to } R_C.$ $Voltage Gain: \text{ it is given by } A_v = V_0 / V_i - \dots - 4$ $V_0 = I_C (R_C \parallel R_L) - \dots - 5$ $V_i = I_e h_{ib} + I_e R_B - I_E h_{fb} R_B = I_e [h_{ib} + R_B (1 - h_{fb})]$ $A_V = I_C (R_C \parallel R_L) / I_e [h_{ib} + R_B (1 - h_{fb})] - \dots - 6$

$$A_V = h_{fb} (R_C \| R_L) / h_{ib} + R_B (1 - h_{fb})$$
-----7

Current gain: The transfer current gain of the device is given by $h_{fc} = I_C / I_e$ ------8 The signal current is divided between R_E and $Z_{e,and}$ the collector current divides between R_C and R_L , giving a lower value of current gain.

$$I_{L} = I_{C} R_{E} / R_{E} + R_{L}$$

$$= h_{fc}I_{e} R_{E} / R_{E} + R_{L}$$

$$but I_{e} = I_{S} R_{B} / R_{B} + Z_{e}$$

$$A_{i} = I_{L} / I_{S} = h_{fc}R_{E}R_{B} / (R_{B} + Z_{e})(R_{C} + R_{:L}) - ----9$$

Power Gain:

The Power gain is given by $A_{PT} = A_V * h_{fb}$ ------10 Where A_i is significantly different from h_{fb} $A_p = A_V * A_i$ -----11 **Application:**

It is used for very high frequency voltage amplifier.

5. Explain the frequency response of an amplifier with suitable characteristics.

The plot between the gain of the amplifier and frequency of the signal is known as frequency response of the amplifier. The frequency covers a wide range from 0Hz to very high frequencies(> 100MHz).

Decibels:The decibel (dB) is a measure of the difference in magnitude between two power levels. The power gain in decibel is given by,

$$G_{\rm dB} = 10 \log_{10} \frac{P_2}{P_1} \ \rm dB$$

Where P_2 = specified terminal power

 P_1 = reference power

If the power P_2 is output power (P_0) and P_1 is input power (P_i) of an amplifier. Then the power gain is given by,

$$G_{\rm dB} = 10 \, \log_{10} \frac{P_0}{P_i}$$

If V₀ and V_i are output and input voltage of an amplifier then voltage gain, $G_{dB} = 20 \log_{10} \frac{V_0}{V_c}$.

The frequency response is divided into three region 1) Low frequency region 2) Mid frequency region 3) High frequency region.



Fig . Frequency response of an amplifier

 Mid frequency region: The gain of the amplifier is maximum A_{Vmid} intersecting the frequency response at point A and B. The corresponding frequencies f₁ ans f₂ are generally called corner, cutoff or half power frequencies.

If the maximum voltage gain in mid-band is $A_{Vmid} = V_0 / V_i$ then the gain at half power frequencies is $A_{Vmid} / \sqrt{2}$

The output power in mid-band is, $P_{o(mid)} = V_0^2 / R_0 = (A_{Vmid} V_i) 2 / R_0$ The power at half power frequency is, $P_{o(HPF)} = V_0^2 / R_0 = (A_{Vmid} V_i / \sqrt{2})^2 / R_0$ $= P_{0(mid)} / 2$

- 2) **Cutoff Frequency:** The frequency at which the voltage gain is equal to 0.707 times of its maximum value is called cutoff frequency.
- **3) Bandwidth:** The bandwidth of the amplifier is defined as the difference between the two half power frequencies f₁ and f₂

 $Bandwidth = f_2 - f_1$

Where f_1 = the lower cutoff frequency

f₂=the upper cutoff frequency

4) Low frequency region: In midband frequencies the coupling and bypass capacitor are replaced by short circuits.

Capacitive reactance $X_c = \frac{1}{2\Pi fC}$

At Low frequency, the coupling and bypass capacitor are increased. Hence the voltage gain decreases.

5) **High frequency region:** Here the internal capacitance across the junction affect the performance of the amplifier.

The capacitance, $C_{b'e}$ = feedback path from bias to emitter

 C_{ce} = feedback path from collector to emitter

These capacitors divert the signal to ground.

 $C_{b'c}$ = feedback path from base to collector

This provides a bypass path for the input ac signal.

6.Draw and explain the small signal model of MOSFET.

To operate as an small signal amplifier, we bias the MOSFET in saturation region.



- The DC bias Point
- The signal current in the drain
- The voltage gain

The DC bias Point: $~I_D~$ - ${}^{1\!\!/_2}~K_n{'}(W~/L)~(V_{GS}-V_t)^2$ $V_D=V_{DD}~$ - I_DR_D

 $V_D \gg V_{GS}$ - V_t

The required signal depends on V_D , which is sufficiently greater than (V_{GS} - V_t).

The Voltage Gain:



In the small signal analysis, signal are superimposed on the DC quantities,

The drain current, $i_D = I_D + i_d$.

The AC drain current i_d is related to v_{gs} is so called transistor Trans conductance (g_m). $g_m \equiv i_d / v_{gs} = \frac{1}{2} K_n'(W/L) (V_{GS} - V_t)[S]$ Sometimes expressed in terms of the overdrive voltage, $V_{OV} = V_{GS} - V_t$

$$g_m = K_n'(W/L) V_{OV}[S]$$

This g_m depends on the bias. The Trans conductance g_m equals the slope of i_{D} v_{gs} characteristic. Similarly drain voltage, $V_D = V_D + V_d$

In saturation mode, MOSFET acts a voltage controlled current source, The control voltage V_{gs} and output current i_D give rise to small signal Π -model.

For Operation in the saturation region $V_{GD} \leq V_t \implies V_{GS} - V_{DS} \leq V_t$ Where the total drain to source voltage is $V_{DS} = V_{DS} + v_d$



- $i_g = 0$ and $v_{gs} \rightarrow$ infinite input resistance
- r_0 models the finite output resistance in the range from $\approx 10 K\Omega$ to $1M\Omega$ and depends on bias current I_{D_c}

$$g_m = K_n'(W/L) (V_{GS} - V_t)$$

it can be, $g_m = I_D / (V_{GS} - V_t)/2$

Similar to $g_m = I_C / V_T$ for BJT. Hence the bias current g_m is much larger for than for MOSFET.

MOSFET have these advantages over **BJT**:

- ✓ High input resistance.
- ✓ Small physical size.
- ✓ Low power dissipation.
- ✓ Relative ease of fabrication.

Becomes amplifiers combines the advantages of BJT and MOSFET, They provide very large input resistance from MOSFET and a large output impedance from the BJT.

7. Explain the frequency response operation of BJT amplifier with suitable circuit diagram.

From the fig 9.1, the capacitors C_S,C_Cand C_E will determine the low-frequency response.

 C_s is normally connected between the applied source and active device. In fig 9.2The total resistance is now $R_s + R_i$ the cutoff frequency is established as

$$f_{\rm LS} = \frac{1}{2\Pi(R_S + R_i) C_S}$$



At mid or high frequency, the reactance of the capacitor will be small to permit short circuit approximation for the element. the voltage V_i related to V_S by

$$\mathbf{V}_{i}|_{\text{mid}} = \frac{R_{i} V_{S}}{R_{i} + R_{S}}$$

The value of R_i is determined by $R_i = R_1 \| R_2 \| \beta r_e$



Fig 9.3.Localized ac equivalent for C_s

The voltage V_i applied to the input of the active device can be calculated using the voltage divider rule: $V_i = \frac{R_i V_S}{R_S + R_i - jX_{CS}}$

Since the coupling capacitor is normally connected

between the output of the active device and the

applied load, the R-C configuration that determines

the low cutoff frequency due to C_C.

From fig 9.4 the total series resistance is now $R_0 + R_L$ and the cutoff frequency is determined by,

$$f_{\rm LC} = \frac{1}{2\Pi (R_{0+R_L})C_C}$$

The resulting value for $R_0, R_0 = R_C || r_0$

To determine f_{LE}, C_E must be determined from

$$f_{LE} = \frac{1}{2\Pi R_{eC_E}}$$





Fig 9.4.determining the effect of C_c on the low freq

Fig 9.5.Localized ac equivalent for C_c with

The value of R_e is determined by $R_e = R_E \| (\frac{R_S'}{\beta} + r_e)$.where $R_S' = R_S \| R_1 \| R_2$



The effect of C_E on the gain is given by,

 $A_V = \textbf{-} R_C \ / \ r_e + R_E$

The maximum gain is available where R_E is 0Ω . At low frequency with bypass capacitor C_E in open circuit.

As the frequency increases, the reactance of the capacitor C_E will decrease, reducing the parallel impedance of R_E and C_E until R_E shorted out by C_E .

Short circuit equivalents for the capacitors determined by C_S , C_C or C_E .

If there are two or more high cutoff frequencies, the effect will be to raise the lower cutoff frequency and reduce the resulting bandwidth of the system. there is an interaction between the capacitive elements that can affect the resulting low cutoff frequency.

8. Explain Small signal model of P Channel MOSFET.



The above diagram shows the common source circuit with p-channel MOSFET and its a.c equivalent circuit.

The a.c equivalent circuit seen for n-channel MOSFET also applies to the p-channel MOSFET; however, there is a change in current directions and voltage polarities compared to the circuit containing the n-channel MOSFET.

The above diagram shows the small signal equivalent circuit of the p-channel MOSFET amplifier.

9) Explain the Common – Source (CS) Configuration.(Nov/Dec 2017)

The diagram shows the common source circuit with voltage divider biasing and coupling capacitor. The MOSFET is biased near the middle of the saturation region by R1 and R2 resistors to work as an amplifier.

Assume that, the signal frequency is sufficiently large for the coupling capacitor to act essentially as a short circuit. The signal source is represented by a Thevenin equivalent circuit, in which the signal voltage source vs, is in series with an equivalent source resistance Rsi.

Here R_{si} should me much less than the amplifier input resistance,

 $\mathbf{R}_i = \mathbf{R}_1 \| \mathbf{R}_2$ in order to minimize loading effects.

The following diagram shows the resulting small- signal equivalent circuit.



$$\mathbf{v}_{\mathrm{o}} = - \mathbf{g}_{\mathrm{m}} \mathbf{v}_{\mathrm{gs}} \left(\mathbf{r}_{\mathrm{o}} \, \left\| \, \mathbf{R}_{\mathrm{D}} \right) \right)$$

 $v_i = v_{gs}$

$$A_v = v_o / v_i = -g_m v_{gs} (r_o || R_D) / v_{gs} = -g_m (r_o || R_D)$$

The input gate to source voltage is

$$\mathbf{v}_i = (\mathbf{R}_i / \mathbf{R}_i + \mathbf{R}_{si}) \mathbf{v}_s$$

So the small signal overall voltage gain is,

$$G_{v} = v_{o} / v_{s} = -g_{m}(r_{o} \parallel R_{D})(R_{i}/R_{i}+R_{si}) = A_{v} (R_{i} / R_{i}+R_{si})$$

Since Rsi is not zero, the amplifier input signal v_i is less than the signal voltage, This is known as **loading effect**. It reduces the voltage gain of the amplifier.

The input resistance is $R_{is} = R_1 \parallel R_2$

The output resistance is $R_o = R_D || r_o$

We can also relate the a.c drain current to the a.c drain to source voltage, as

 $V_{ds} = - I_d (R_D)$

10) Analysis of Common – Drain (CD) or Source follower Amplifier.(Nov/Dec 2016)(May 2017)



The above diagram shows the common – drain amplifier circuit. It is also known as grounded drain amplifier.

In this amplifier circuit, drain is used as a signal ground and hence RD is not needed.

The input signal is coupled to via Cc1 to the MOSFET gate and the output signal at the output signal at the MOSFET source is coupled via Cc2 to a load resistance RL.

Since RL is in effect connected in series with the source terminal of the MOSFET, it is more convenient to use the MOSFET's T model for the analysis. This is shown in the following diagram.

 $R_i = R_G$

 $v_i = v_s x R_i / (R_i + R_{si}) = v_s x R_G / (R_G + R_{si})$

From the following diagram it can be seen that the load resistance RL is in parallel with ro and resistance 1/gm in series with $R_L \| r_0$.



The input voltage v_i appears across the total resistance and hence by applying the voltage divider rule, we have

 $\begin{aligned} v_{o} &= v_{i}x \; (R_{L} \| r_{o}) \; / \; (\; 1/g_{m}) + (R_{L} \| r_{o}) \\ A_{v} &= v_{o} \; / \; v_{i} = (R_{L} \| r_{o}) \; / \; (1/g_{m}) + (R_{L} \| r_{o}) \end{aligned}$

The open circuit voltage gain Avo (RL = Infinity) is given as

$$A_v = r_o / (1 / g_m) + r_o$$

Since $r_0 >> 1$ / gm, the open circuit voltage gain tends to unity; however, it is always less than unity.

Usually, $R_L \ll r_o$ and hence the voltage gain given by above expression Av becomes

$$\begin{aligned} A_{v} &= v_{o} / v_{i} = R_{L} / (1 / g_{m}) + R_{L} & (R_{L} << r_{o}) \\ A_{vs} &= G_{v} = v_{o} / v_{s} = v_{o} / v_{i} X v_{i} / v_{s} \\ &= (R_{L} \| r_{o}) / (1 / g_{m}) + (R_{L} \| r_{o}) X R_{G} / (R_{G} + R_{si}) \\ \end{aligned}$$
The output resistance is given by

$$\mathbf{R}_{o} = 1 / g_{m} \| \mathbf{r}_{o} = 1 / g_{m}.$$



D.C. load line and transition point separating saturation and non-saturation regions

The above diagram shows the d.c load line, the transition point, and the Q- point, which is in the saturation region.

11) Explain High – Frequency MOSFET Model.

Following diagram shows the high frequency equivalent circuit model for MOSFET. In this model, capacitance C_{db} can be neglected to simplify the analysis. The resulted model is shown



12) Calculate the current gain of high frequency model.

The f_T is the frequency at which the short – circuit current gain of the CS MOSFET amplifier becomes unity.



The above diagram shows the modified high - frequency equivalent circuit to determine the short - circuit current gain. Here, the input is fed with a current - source signal Ii and the output terminals are shorted.

The short circuit current Io is given by

$$I_o = g_m V_{gs} - s C_{gd} V_{gs}$$

The second term in the above equation is very small and can be neglected at the frequencies of interest and thus

$$I_o = g_m \; V_{gs}$$

The Vgs in terms of Ii can be given by

$$V_{gs} = I_i / s (C_{gs} + C_{gd})$$

Substituting the values of I_i and I_o from the above equations we have

$$I_o / I_i = g_m V_{gs} / V_{gs}.s(C_{gs} + C_{gd}) = g_m / s(C_{gs} + C_{gd})$$

For physical frequencies $s=j\omega$. From above equation it can be seen that the magnitude of the current becomes unity at the frequency.

$$\begin{split} &\omega_T = g_m \ / \ C_{gs} + C_{gd} \\ &f_T = g_m \ / \ 2\pi \ (C_{gs} + C_{gd}) \end{split}$$

From the above expression we can say that f_T is proportional togm and inversely proportional to the internal capacitances.

13) Explain Frequency response of CS Amplifier.(Apr/May 2018)

With neat circuit diagram, perform ac analysis for common source using equivalent circuit NMOSFET AMPLIFIER (NOV/DEC2015)

The following diagram shows the CS MOSFET amplifier. Its gain falls at low frequency due to the effect of C_{c1} and $C_{sand} C_{c2}$. Its gain falls at high frequency due to the effect of C_{gs} and C_{gd} .



Above diagram shows frequency response of CS MOSFET amplifier.

High Frequency Response:



The above diagram shows equivalent circuit for CS MOSFET amplifier.

Let us consider the output node. The load current is $g_m V_{gs} - I_{gd}$, where $g_m V_{gs}$ is the output current of the MOSFET and Igd is the current supplied through the very small capacitance C_{gd} .

At frequencies in the vicinity of f_{H} , the I_{gd} is very small and can be neglected.

Hence we can write

 $V_0 \approx - I_L R_L = - g_m V_{gs} R_L$

Where $R_L = r_o \parallel R_d \parallel R_L$

Now consider the input node. We can replace Cgd at the input side with the equivalent capacitance Ceq using Miller's theorem. This is shown in the following diagram.



By Miller's theorem, equivalent capacitance is given by,

$$C_{eq} = (1 + A_v)C = (1 + A_v)C_{gd}$$

Since input voltage Vgs, we have

 $A_v = V_o \ / \ V_i = \textbf{-}g_m \ V_{gs} \ R_L \ / \ V_{gs} = \textbf{-} \ g_m \ R_L \label{eq:average}$

 $C_{eq} = (1 + g_m R_L)$ = Total input capacitance Cin can be given by,

$$C_{in} = C_{gs} + C_{eq} = C_{gs} + (1 + g_m R_L)C_{gd}$$

The total resistance is given by,

$$R_{si} = R_{si} \parallel R_G$$

By considering input circuit as a simple- time constant circuit we have

$$T = RC = R_{si} C_{in}$$

 $\omega_H = \omega_o = 1/T = 1/R_{si}C_{in}$

 $f_{\rm H} = 1 / 2\pi R_{\rm si} C_{\rm in}$

14) Explain small signal model of MOSFET.



From the above diagram, we see that the output voltage is

 $\begin{aligned} \mathbf{v}_{ds} = \ \mathbf{V}_{o} = \mathbf{V}_{DD} - \mathbf{i}_{D} \mathbf{R}_{D} \\ \mathbf{v}_{o} = \mathbf{V}_{DD} - (\mathbf{I}_{DQ} + \mathbf{i}_{d}) \ \mathbf{R}_{D} &= (\mathbf{V}_{DD} - \mathbf{I}_{DQ} \ \mathbf{R}_{D}) - \mathbf{i}_{d} \mathbf{R}_{D} \end{aligned}$

The output voltage is also a combination of d.c and a.c values. The time – varying output signal is the time – varying drain to source voltage, or

 $Vo = Vds = -i_d R_D$ We have, $i_d = g_m V_{gs}$

In summary, the following relationships exist between the time varying signals for the circuit. The equations are given in terms of the instantaneous a.c values as well as the phasors. We have,

 $v_{gs} = v_i$ or $V_{gs} = V_i and$ $I_d = g_m v_{gs}$ or $I_d = g_m V_{gs} \quad also$ $v_{ds} = -i_d R_D$ or $V_{us} = -i_d R_D$



The above diagram shows the a.c equivalent circuit. Here, the d.c sources are made zero. From the equivalent circuit for the NMOS amplifier circuit, we can draw a small signal equivalent circuit for the MOSFET.



The above diagram shows the small signal low frequency a.c equivalent circuit for n - channel MOSFET.

The relation of I_d by V_{gs} is included as a current source gm vgs connected from drain to source.

The input impedance is represented by the open circuit at its input terminals, since gate current IG is zero.

We know that the circuit has the finite output resistance of a MOSFET biased in the saturation region because of the nonzero slope in the iD versus vDS curve.

We also know that,

 $i_D = K \left[(v_{CS} - V_T)^2 (1 + \lambda v_{DS}) \right]$

where λ is the channel length modulation parameter and is a positive quantity. The small signal output resistance, is defined as,

$$\mathbf{r}_{o} = (\dot{\mathbf{a}}_{D} / \partial \mathbf{v}_{DS})^{-1} | \mathbf{v}_{GS} = \mathbf{V}_{GSQ} = \text{const.}$$

 $r_{o} = [\lambda K [(v_{GSQ} - V_{T})^{2}]^{-1} \approx [\lambda I_{DQ}]^{-1}$

This small signal output resistance is also a function of the Q – point parameters. The following diagram shows the small signal equivalent circuit of common – source circuit.



Small signal equivalent circuit of common-source circuit with NMOS transistor model

15. Determine the midband gain, the upper 3 dB frequency $f_{\rm H}$ of a CS amplifier fed with a signal source having an internal resistance R_{sig} = 100 kohms. The amplifier has RG = 4.7 Mohms, R_D = R_L = 15 kohms gm = 1 mA/V, r_o = 150 kohms, C_{gs} = 1 pF and C_{gd} = 0.4 pF. (May/June2016)



Solution:
$$A_M = \frac{R_G}{R_G + R_{Sig}} g_m R'_L$$

where

$$R'_{L} = r_{0} ||R_{D}||R_{L} = 150||15||15 = 7.14 kohms$$

$$g_m R'_L = 1 \times 7.14 = 7.14 V/V$$

Thus

$$A_M = -\frac{4.7}{4.7 + 0.1} \times 7.14 = -7V/V$$

The equivalent capacitance C_{eq} is found as

$$C_{eq} = (1 + g_m R'_L) C_{gd} = (1 + 7.14) \times 0.4 = 3.26 pF$$

The total input capacitance C_{in} can be now obtained as

$$C_{in} = C_{gd} + C_{eq} = 1 + 3.26 = 4.26 \, pF$$

The upper 3 dB frequency f_H is found from

$$f_H = \frac{1}{2\pi C_{in}(R_{sig} || R_G)} = \frac{1}{2\pi \times 4.26 \times 1^{-12}(0.1 || 4.7) \times 10^6} = 382 \ kHz$$

16. The MOSFET shown fig has the following parameter $V_T = 2V$, $\beta = 0.5 \times 10^{-3}$, $r_d = 75$ k ohms. It is biased at at $I_D = 1.9$ m A. (Nov/Dec2017)



a) Verify that the MOSFET is biased in its active region.

b) Find the input resistance.

c) Draw the small single equivalent circuit and find the voltage gain VL/VS.

Solution:

1.

 $V_{DS} = V_{DD} - I_D(R_D + R_S) = 18 - (1.9mA)(2.2 * 103 + 500) = 12.87V$

$$V_G = \left(\frac{22 * 10^6}{47 * 10^6 + 22 * 10^6}\right) 18 = 5.74V$$

Using equation 7.25 to find V_{GS} , we have

 $V_{GS} = 5.74 - (1.9)(5) = 4.79V$

$$|V_{GS} - V_T| = |4.79 - 2| = 2.79V$$

Therefore condition 8.30 is satisfied;

$$12.87 = |V_{DS}| > |V_{GS} - V_T| = 2.79$$

And we conclude that the MOSFET is biased in its active region.

2.

$$r_{in} = R_1 ||R_2| = (47M0hms)||(22Mohms)|| = 15Mohms||(22Mohms)|| = 15Mohms|||R_2|| = 15Mohms||R_2|| = 15Mohms||R_2||| = 15Mohms||R_2|| = 15Mohms||R_2|| = 15Mohms||R_2|| = 15Mohms||R_2|| = 15Mohms||R_2|||R_2|| = 15Mohms||R_2|||R_2|| = 15Mohms||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2|||R_2||||R_2|||R_2|||R_2|||R_2|||R_2|||R_2||||$$

3. From equation 8.31,

 $g_m = 0.5 * 10^{-3}(4.79 - 2) = 1.4 * 10^{-3} S$

The small single equivalent circuit is shown in fig 8.33 from equation 8.33

$$\frac{v_L}{v_s} = \left(\frac{15 * 10^6}{10 * 10^3 + 15 * 10^6}\right) * (-1.4 * 10^{-3})[(75 * 10^3 || (2.2 * 1^3 || (100 * 10^3)]]$$
$$= (0.999)(-1.4 * 10^{-3})(2.09 * 10^3) = -2.92$$

17. A CC amplifier shown in below figure has $V_{CC} = 15V$, $R_B = 75$ kohms and $R_E = 910$ ohms the β of the silicon transistors is 100 and the load resistor is 600 ohms find r_{in} and A_V . (Nov/Dec 2015)



Given:

 $V_{CC} = 15V$, $R_B = 75$ kohms, $R_E = 910$ ohms, $\beta = 100$, RL = 600 ohms

Find r_{in} and A_V :

Formulae used
$$I_B = \frac{V_{CC} - 0.7}{R_B + (\beta + 1)R_E}$$
, $I_E = (1 + \beta)I_B$, $r_E = \frac{0.026}{I_E}$
 $r_{in}(stage) = (\beta + 1)(r_e + r_L)||R_B$
 $V_L = R_E||R_L$
 $r_{in}(stage) = (\beta + 1)(r_e + R_E)$
 $r_o(stage) = R_E||r_e$ ($r_s = 0$)
 $A_r = \frac{V_L}{V_S} = \frac{R_E}{r_E + R_E}$ (output open)

Calculation:

$$I_B = \frac{V_{CC} - 0.7}{R_B + (\beta + 1)R_E} = \frac{15 - 0.7}{75000 + (100 + 1)910} = \frac{15 - 0.7}{75000 + 101 * 910} = \frac{143}{166910} = 8.5674 \times 10^{-4}A$$

$$I_E = (1 + \beta)I_B = (101) \times 8.5674 \times 10^{-4} = 0.08653A$$

$$r_E = \frac{0.026}{I_E} = \frac{0.026}{0.08653} = 0.300$$

$$r_{in}(stage) = (\beta + 1)(r_e + R_E) = (101) \times (0.300 + 910) = 91940.3 \text{ ohms}$$

$$A_V = \frac{V_L}{V_S} = \frac{R_E}{r_E + R_E} = \frac{910}{910 + 0.300} = 0.999$$

18. Discuss the factors involved in the selection of I_C, R_Cand RE for a single stage common emitter BJT amplifier circuit, using voltage divider bias (Nov/Dec2015)

. It is also called potential divider bias or self bias.

In all D.C bias discussed in the above sections clearly states that the values of D.C bias currents and voltage of collector depends on the currents $gain\beta(\beta = \frac{IC}{IB})$. But we know it is purely a temperature sensitive one particularly in silicon type. Hence the nominal value of β is not well defined.

So it is not desirable to provide a d.c bias circuit which is independent of the transistor current gain (β). This is avoided by potential or voltage divider bias shown in the



Here R1 and R2 forms potential dividing Rc collector load resister and its equivalent thevinins circuits is as follows;



This method is widely used since its provides a stable Q-point.

In this method two resistors R1 and R2 connected across the supply voltage Vcc and it provide biasing.

Emitter resistance Re provides bias to BE junction. This causes the base current and hence collector current flows in zero signal condition.

Applying KVL law to BE junction circuit we get fig.



 V_B is the voltage across R2 which is given by $V_B = VCC^*(R2/(R1+R2))$ Jut by taking this value as a source voltage and $R_B = R1 ||R2$

$$R_B = \frac{R1R2}{R1 + R2}$$

 $(I_E = I_B + I_C)$

We can draw the thevinins equivalent circuit which is shown in fig

Then as per KVL law, V_B -I_BR_B- V_{BE} -I_ER_E = 0 V_B -I_BR_B- V_{BE} -(I_C+I_B) R_E = 0 V_B = I_BR_B + V_{BE} + (I_C + I_B) R_E

Then apply KVL to output side we get

$$\begin{split} V_{CC} &- I_C R_C - I_E \ R_E - V_{CE} = 0 & \text{But } I_C = I_E \\ V_{CC} &- I_C R_C - I_C \ R_E - V_{CE} = 0 \\ V_{CC} &- I_C \ (R_C + R_E \) - V_{CE} = 0 \\ I_C \ (R_C + R_E \) = V_{CC} - V_{CE} \\ I_C = \ V_{CC} - V_{CE} / \ (R_C + R_E \) \\ \text{Also} & V_{CE} = V_{CC} - I_C / \ (R_C + R_E \) \\ \text{Then put } I_c \ \text{into } V_B \ \text{we get} \\ V_B &= I_B \ R_B + V_{BE} + R_E \ [V_{CC} - V_{CE} / \ (R_C + R_E \)] \\ &= I_B \ R_B + V_{BE} + I_B \ R_E + [V_{CC} - V_{CE} / \ (R_C + R_E \)] \\ V_B &= I_B (R_B + R_E) + V_{BE} + [V_{CC}^* \ V_{CE} / \ (R_C + R_E \)] - [V_{CE}^* \ R_E / \ (R_C + R_E \)] \end{split}$$

19) Evaluate the A_I,A_V,R_i,R_o,A_{is},A_{vs} of a single stage CE amplifier with R_s=1 K Ω R₁=22K Ω ,R₂=10K Ω R_c=2K Ω ,R_L=2K Ω ,h_{fe}=50,h_{ie}=1.1K Ω ,h_{oe}=25 μ A/V and h_{re}=2.5X10⁻⁴(Nov/Dec 2016)



Given

 $\label{eq:Rs} \begin{array}{l} R_{s} = 1 \ K\Omega \ R_{1} = 22K\Omega, R_{2} = 10K\Omega R_{c} = 2K\Omega, R_{L} = 2K\Omega, h_{fe} = 50, h_{ie} = 1.1K\Omega, h_{oe} = 25 \mu A/V \\ \text{and} \ h_{re} = 2.5X10^{-4}. \end{array}$

i)Current gain

$$A_i = -h_{fe} = -50$$

ii)Input impedance $R_i = h_{ie} = 1.1 \ k\Omega$

$$R_{i} = h_{ie} \parallel R_{1} \parallel R_{2}$$

= 1.1 × 10³ || 22 × 10³ || 10kΩ
= 1.1 × 10³ || $\left[\frac{22 × 10 × 10^{6}}{32 × 10^{3}}\right]$
= 1.1 × 10³ || $\left[\frac{220 × 10^{3}}{32}\right]$

$$= 1.1 \parallel 6.87k$$

= $\frac{1.1 \times 6.87 \times 10^6}{(1.1 + 6.87)10^3} = \frac{7.56 \times 10^6}{7.975 \times 10^3} = 0.947 \times 10^3 = 947 \Omega$
iii)Voltage gain
 $A_v = \frac{A_I R_L'}{R_i} = \frac{-50 \times (R_c \parallel R_L)}{R_i} = \frac{-50(2k \parallel 2k)}{1.1k} = -45.45$

Output voltage

$$R_0 = \frac{1}{y_0} = \infty$$
$$R'_0 = R_0 ||R_L' = \infty || 2k || 2k = 1k$$

Over all voltage gain

$$A_{vs} = A_V \times \frac{V_{in}}{V_s}$$
$$A_{vs} = \frac{V_o}{V_s} = \frac{V_o}{V_b} \times \frac{V_b}{V_s}$$

where
$$\frac{V_o}{V_b} = Av$$
 and $\frac{V_b}{V_s} = \frac{R_1}{R_1 + R_3}$

$$A_{vs} = \frac{AvR'_i}{R'_i + R_s} = \frac{-45.45 \times 947}{947 + 1k} = \frac{-45.45 \times 947}{1947} = -22.106$$

Overall current gain

$$A_{is} = \frac{I_L}{I_S} = \frac{I_L}{I_C} \times \frac{I_C}{I_b} \times \frac{I_b}{I_S}$$
$$\frac{I_L}{I_C} = \frac{R_c}{R_c + R_L} = \frac{-2k}{2k + 2k} = \frac{-2k}{4k} = -0.5$$
$$\frac{I_C}{I_b} = h_{fe} = 50$$
$$\frac{I_b}{I_S} = \frac{R_B}{R_B + R_i} = \frac{22||10}{22||10 + 1.1k} = \frac{6.87k}{6.87k + 1.1k} = \frac{6.87}{7.97} = 0.86$$
$$A_I = \frac{I_L}{I_S}$$
$$= -0.5 \times 50 \times 0.86$$
$$A_{IS} = -21.54$$

20)Fig shows a common emitter amplifier.Determine the input resistance,ac load resistance,voltage gain and output voltage?(May 2017)



2)Given:

$$V_{CC} = 12 V, R_C = 10 k\Omega, R_{\alpha} = 3 k\Omega, \beta = 60, R_1 = 100 k\Omega, R_2 = 50 k\Omega, r_E = 1 k\Omega, R_{E1} = 2 k\Omega, R_S = 100 \Omega, V_S = 10 mV$$

Input resistance looking directly into the base.

$$\begin{split} V_{th} &= V_{CC} \left(\frac{R_2}{R_1 + R_2} \right) = 12 \left(\frac{50 \times 10^3}{100 \times 10^3 + 50 \times 10^3} \right) \\ &= 12 \left(\frac{50}{150} \right) = \frac{12}{3} = 4 V \\ R_{th} &= R_1 \| R_2 \\ &= \frac{100 \times 50 \times 10^3 \times 10^3}{10^3 \times 100 + 50 \times 10^3} = \frac{100 \times 50 \times 10^3}{10^3 (150)} \\ &= \frac{500 \times 10^3}{15} = \frac{100 \times 10^3}{3} = 33.3 \times 10^3 \Omega = 33.3 k\Omega \\ Emitter \ resistance \ (R_E) \\ R_E &= R_{E1} + R_E = 1k\Omega + 2k\Omega = 3k\Omega \\ I_E &= \frac{V_{th} - V_{BE}}{R_E + \frac{R_{th}}{\beta}} \\ &= \frac{4 - 0.7}{3 \times 10^3 + \frac{33.3 \times 10^3}{60}} \\ I_E &= \frac{3.3}{3555.55} = 0.000928 = .92mA \end{split}$$

a.c resistance

$$r_e^1 = \frac{25}{I_E(mA)} = \frac{25}{0.92}$$

Input resistance

$$R_{i} = \beta (r_{E} + r_{e}^{1}) = 27\Omega$$
$$= 60(1 \times 10^{3} + 27)$$
$$= 61620 \Omega$$
$$= 61.6 k\Omega$$

Input resistance of the stage

$$R_{is} = (R_1 || R_2) || [\beta (r_E + r_e^1)]$$
$$= \frac{33.33 \times 61.6 \times 10^3 \times 10^3}{33.33 \times 10^3 + 61.6 \times 10^3}$$
$$= \frac{2053.12 \times 10^3}{94.93}$$
$$= 21.62 \ k \ \Omega$$

a.c load resistance

$$r_2 = R_c || R_L$$

$$= 10k ||3k$$
$$= \frac{10 \times 3 \times 10^{6}}{13 \times 10^{3}} = \frac{30}{13} \times 10^{3} = 2.3 \ k\Omega$$
$$A_{v} = \frac{r_{L}}{r_{E} + \gamma_{e}^{1}} = \frac{2307}{1 \times 10^{3} + 27} = 2.246$$

Overall voltage gain

w.k. that the ratio of base to source voltage

$$\frac{V_{in}}{V_s} = \frac{R_{is}}{R_s + R_{is}} = \frac{21.62 \times 10^3}{100 + 21.62 \times 10^3} = \frac{21.62 \times 10^3}{21720} = 0.99$$

 \therefore over all voltage gain

$$A_{vs} = A_V \times \frac{V_{in}}{V_s} = 2.246 \times 0.99 = 2.235$$

Output voltage

$$V_o = A_{VS} \times V_S = 2.235 \times 10 \ mV$$
$$V_o = 22.35 \ mV$$

<u>UNIT -IV</u> 2 Marks Q&A

1. What is a differential amplifier?

Anamplifier, which is designed to give the is called the differential amplifier.

differencebetweentwoinputsignals,

2. What is the function of a differential amplifier?

The function of a differential amplifier is to amplify the difference of two signal inputs, i.e., $V_0 = A_D (V_1 - V_2)$, where A_D is the differential gain.

3. When two signals V₁ and V₂ are connected to the two inputs of a difference amplifier, define a difference signal V_d and common-mode signal V_c

The difference signal V_d is defined as the difference of the two signal inputs,

i.e., $V_d = V_1 - V_2$

The common-modesignal V_c is defined as the average of the two signals, I.e., V_c=(V₁+V₂)

4. What is the differential-mode voltage gain of a differential amplifier?

It is given by

$$A_d = \frac{1}{2}(A_1 - A_2)$$

- 5. What is the common-mode gainA_Cinterms ofA₁and A₂? ItisgivenbyA_c=A₁+A₂
- 6. Define CMRR what its ideal value How to improve it. (Nov/Dec2015), (May/ June2016)(May 2017)

The common-moderejectionratio (CMRR) of a differential amplifier is defined as the ratio of the differential-modega into common-modega in.

 $CMRR = \frac{|A_d|}{|A_c|}$

Ideal value of is Infinite.

The improve CMRR the following circuits are used

- i) Current mirror circuit ii) Temperature compensation. iii) Differential amplifier with constant current bias.
- 7. WhataretheidealvaluesofAdand Acwith reference to the differential amplifier? Ideally, Acshouldbe zero andAdshouldbelarge, ideally infinite.
- 8. ExpressCMRRindB.

 $CMRR (dB) = 20 logA_d - 20 logA_c.$

9. Whatareadvantagesofdifferentialamplifier? It has high gainandhighCMRR.

10. Listsomeapplicationsofdifferentialamplifiers?

UsedinICapplications, AGC circuits and phase inverters.

11. What is meant by tuned amplifiers? (A/M 2010)

Tuned amplifiers are amplifiers that are designed to reject a certain range of frequencies below a lower cut off frequency ω_L and above a upper cut off frequency ω_H and allows only a narrow band of frequencies.

12. Classify tuned amplifiers.

- 1. Single tuned amplifier.
- 2. Double tuned amplifier.
- 3. Synchronously tuned amplifier.
- 4. Stagger tuned amplifier.

13. What is the other name for tuned amplifier?

Tuned amplifiers used for amplifying narrow band of frequencies hence it is also known as "narrow band amplifier" or "Band pass amplifier

14. What is meant by neutralization? (N/D 2012)

It is the process by which feedback can be cancelled by introducing a current that is equal in magnitude but 180° out of phase with the feedback signal at the input of the active device. The two signals will cancel and the effect of feedback will be eliminated. This technique is termed as neutralization.

15. What is the application of tuned amplifiers?(N/D 2007)

The application of tuned amplifiers to obtain a desired frequency and rejecting all other frequency in

(i). Radio and T .V broadcasting as tuning circuit.

(ii). Wireless communication system.

16. What are the advantages of tuned circuit?

- High selectivity
- Smaller collector supply voltage
- Small power gain.

17. State the merits of using push-pull configuration.(May 2018)(Apr/May 2018)

- Efficiency is high. (78.5%)
- Figure of merit is high.
- Distortion is less
- Ripple present in the output due to power supply is multiplied.

18. List the disadvantages of push-pull amplifier.

• Two identical transistors are needed.

- Centre taping is required in transformer.
- Transformers used are bulky and expensive.
- If the parameters of the two transistors differ, there will be unequal amplification of the two halves of signal which introduces more distortion.

19. How do you bias class-A operation?

In class A mode of means, the output current flows throughout the entire period of input cycle and the Q-point is chosen at the midpoint of A.C load line and biased.

20. Give two applications of class-C power amplifier.

- Used in radio and TV transmitters.
- Used to amplify the high frequency signals.
- Tuned amplifiers.

21. What is multistage amplifier?

Multistage cascading permits several single-stage amplifiers to be combined into one circuit. Multistage cascading can produce an amplifier with large gain, high input resistance and low output resistance. The small-signal behavior of a multistage amplifier can be modeled by cascading an appropriate number of small-signal two-port amplifier models.

22. What is the need for neutralization (Nov/Dec2015)

In turn RF amplifier at high frequency centered around a radio frequency the inter junction capacitance between base and collector C_{bc} of the transistor becomes dominant i.e. its reactance become low enough to be considered. As reactance of Cbc at RF is low enough it provides the feedback path from collector to base. If this feedback is positive the circuit is converted to an unstable one generating its own oscillations and can stop working as an amplifier. In order to prevent oscillations without redacting the stage gain neutralization is used in tuned amplifiers.

23.CMRR of an amplifier is 100dB,calculate common mode gain if the differential gain is 1000(Nov/Dec 2016)

 $CMRR=A_d/A_{C, 100}=1000/A_{c, A_c}=10$

24. Define conversion efficiency of power amplifier?(Nov/Dec 2016)

It is a measure of an active device in converting the d.c power of the supply into the ac power delivered to load. It is also referred theoretical efficiency or collector circuit efficiency

• Mathematically, collector circuit efficiency,

 $\eta_c = rac{ ext{a.c.power delivered to the load}}{ ext{power supplied by the d.c.source to output circuit}}$

25. A tuned circuit has a resonant frequency of 1600 kHZ and a bandwidth of 10 KHZ.What is the value of its Q factor?(May 2017)

Q factor= $\frac{\text{resonant frequency}}{\text{bandwidth}} = \frac{1600}{10} = 160$

S.No	CommonEmitter	CommonBase Amplifier	CommonCollector
	Amplifier		Amplifier
1	In this case emitter is	In this case base is common to both input	In this case collector is common to both
	common to both input and output	and output	input and output
2	180 ⁰ phase shift occurs	No phase shift occurs	No phase shift occurs
3	Input impedance: Low	Very low	Very high
4	Output impedance: High	Very high	Low

26. Compare the characteristics of CE,CB,CC amplifiers (May/June 2016)(Nov/Dec 2017)

27. What is thermal runaway?(Nov/Dec 2017)

Thermal runaway occurs in situations where an increase in temperature changes the conditions in a way that causes a further increase in temperature, often leading to a destructive result. It is a kind of uncontrolled positive feedback.

28.A multistage amplifier employs five stages each of which has a power gain of 30. What is the total gain of the amplifier in db ?(Nov/Dec 2017)

Solution: Absolute gain of each stage = 30

No. of stages = 5 Power gain of one stage in db= $10 \log 1030 = 14.77$ \therefore Total power gain = $5 \times 14.77 = 73.85$ db

29.What is cross over distortion? (Apr/May 2018)

Crossover distortion is the term given to a type of **distortion** that occurs in push-pull class AB or class B amplifiers. It happens during the time that one side of the output stage shuts off, and the other turns **on**.

16 Marks Q&A

1) Draw the circuit diagram of a single tuned amplifier and obtained expression for its gain ,resonant and cut off frequency (May/June 2016), (Nov/Dec2015)

SINGLE TUNED CAPACITIVE COUPLED TUNED AMPLIFIER

• Tuned amplifiers are amplifiers that are designed to reject a certain range of frequencies below a lower cut off frequency ω_L and above a upper cut off frequency ω_H and allows only a narrow band of frequencies.


• The output across the tuned circuit is coupled to the next stage through the coupling capacitor. The tuned circuit is formed by L and C resonates at the frequency of operation.



Equivalent circuit of single tuned amplifier



Here C_i and C_{eq} represent input and output circuits capacitance respectively. They can be given as $C_i = C_{be} + C_{bc}$ (1-A) where A is the voltage gain of the amplifier

 $C_{eq} = C_{be}((A-1) / A) + C$ where C is the tuned circuit capacitance

The g_{ce} is represented as the output resistance of current of generator gmV_{be}

 $g_{ce} = (1 / r_{ce}) = h_{ce} - gm^*h_{ce} = h_{ce} = (1/R_0)$

The admittance of the inductor along with resistor R is given by

$$Y = \frac{1}{R + j\omega L}$$

Multiplying numerator and denominator by $R + j\omega L$ we get

$$Y = \frac{R - j\omega L}{R^2 + \omega^2 L^2} = \frac{R}{R^2 + \omega^2 L^2} - \frac{j\omega L}{R^2 + \omega^2 L^2} = \frac{R}{R^2 + \omega^2 L^2} - \frac{j\omega^2 L}{\omega(R^2 + \omega^2 L^2)} = \frac{1}{R_P} + \frac{1}{j\omega L_P}$$

Where $R_P = \frac{R^2 + \omega^2 L^2}{R}$, and $L_P = \frac{R^2 + \omega^2 L^2}{\omega^2 L}$

The LP and RP are in shunt quality factor of the coil at resonance is given by

$$Qo = WoL/R$$
$$L_P = \frac{R^2 + \omega^2 L^2}{\omega^2 L}$$

Dividing numerator and denominator terms by $\omega^2 L$,

$$L_P = \frac{\frac{R^2}{\omega^2 L} + L}{1}$$

 $L_{P\approx L}$

Hence, The output circuit of the amplifier can be modified as



Equivalent circuit of the output part of the tuned amplifier

Taking R_1 as the parallel combination of R_0 , R_P and R_i i.e.

$$\frac{1}{R_t} = \frac{1}{R_0} + \frac{1}{R_P} + \frac{1}{R_i}$$

The output circuit can be modified as shown in fig.

$$Q_e = \frac{\text{Susceptance of inductance L C'capacitance C}}{\text{Conductance shunt resistance R}_t}$$



Simplified output circuit of the tuned amplifier

Where Z is the impedance of C, L and R_tinparallel. The admittance Y = (1/Z) is given by

$$Y = \frac{1}{Z} = \frac{1}{R_t} + \frac{1}{j\omega L} + j\omega C = \frac{1}{R_t} \left[1 + \frac{R_t}{j\omega L} + j\omega CR_t \right]$$

Multiplying numerator and denominator by ω_0

$$Y = \frac{1}{R_t} \left[1 + \frac{R_t \omega_0}{j\omega L \omega_0} + \frac{j\omega \omega_0 C R_t}{\omega_0} \right]$$
$$\frac{R_t}{L \omega_0} = \omega_0 C R_t = Q_e$$
$$Y = \frac{1 + j Q_e \left[\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right]}{R_t}$$

$$Z = \frac{1}{Y} = \frac{R_t}{1 + jQ_e \left[\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega}\right]}$$

Let δ the fractional frequency variation.

$$\delta = \frac{\omega - \omega_0}{\omega_0} = \frac{\omega}{\omega_0} - 1 = \frac{\omega}{\omega_0} = 1 + \delta$$

$$Z = \frac{R_t}{1 + jQ_e \left[(1 + \delta) - \left(\frac{1}{1 + \delta}\right) \right]} = \frac{R_t}{1 + jQ_e \left[\frac{1 + \delta^2 + 2\delta - 1}{1 + \delta}\right]}$$

$$Z = \frac{R_t}{1 + j2Q_e \delta \left[\frac{\delta}{2} + 1\right]}$$

Frequency close to resonance ω_0 , $\delta << 1$

$$Z = \frac{R_t}{1 + j2Q_e\delta}$$

At resonance $\omega = \omega_0$, $\delta = 0$

$$Z = R_t = R_0 \text{ parallel } R_P \text{ Parallel } R$$
$$R_P = \frac{\omega_{0L^2}}{R} = \frac{\omega_0 L}{\omega_0 CR}$$
$$V_{b'e} = V_i \frac{r_{b'e}}{r_{bb'} + r_{b'e}}$$
$$= -g_m V_{b'e} Z = -g_m \left(V_i \frac{r_{b'e}}{r_{bb'} + r_{b'e}} \right) Z$$

Voltage gain with out considering the source resistance is given by

 V_0

$$A_{v} = \frac{V_{0}}{V_{i}} = -g_{m} \left(\frac{r_{b'e}}{r_{bb'} + r_{b'e}}\right) Z$$

$$A_{v} = -g_{m} \left(\frac{r_{b'e}}{r_{bb'} + r_{b'e}}\right) * \frac{R_{t}}{1 + j2Q_{e}\delta}$$

$$A_{v}(at \ resonance) = -g_{m} \left(\frac{r_{b'e}}{r_{bb'} + r_{b'e}}\right) * R_{t}$$

$$\left|\frac{A_{v}}{A_{v}(at \ resonance)}\right| = \frac{1}{\sqrt{1 + (2\delta Q_{e})^{2}}}$$

$$2\delta = \frac{1}{Q_{e}}$$

$$\Delta\omega = \frac{1}{R_{t}C} \ rad/sec$$



2. Explain the operation of cascade amplifier.

- The cascade amplifier consists of a common emitter amplifier stage in series with a common base amplifier stage.
- It solves the low impedance problem of a common base circuit.
- It gives the high input impedance of a CE amplifier as well as good voltage gain and high frequency response of CB circuit.
- For DC bias $I_{C1} = I_{E1}$, $I_{E2} = I_{C1}$



• Ac equivalent circuit for cascade amplifier is drawn by shorting dc supply and capacitors.



• A simplified h parameter equivalent circuits for cascade amplifier is drawn by replacing transistor with their equivalents



Analysis of second stage (CB)

a) Current gain (A_{i2})

$$A_{i2} = \frac{h_{fe}}{1 + h_{fe}}$$

b) Input resistance (R_{i2})

$$R_{i2} = \frac{h_{ie}}{1+h_{fe}}$$

c) Voltage gain (A_{v2})

$$A_{v2} = \frac{A_{i2} R_{L2}}{R_{i2}}$$

Analysis of first stage (CE)

a) Current gain (A_{i1})

$$A_{i1} = -hfe$$

b) Input resistance (R_{i1})

 $R_{i1} = hie$

c) Voltage gain (Av1)

$$A_{v1} = \frac{A_{i1} R_{L1}}{R_{i1}}$$

3. BIMOS cascade amplifier (or coupling amplifier):

- To get faithful amplification, amplifier should have desired voltage gain, current gain and it should match its input impedance with the connected source impedance. Similarly, output impedance must match with the load impedance.
- Normally, these requirements of the amplifier cannot be obtained in a single stage amplifier, which is due to the limitation of the parameters of transistor or FET or whatever device used.
- Under these situations, more than one amplifier stages are cascaded such that input and output stages provide impedance matching requirements with some amplification and remaining middle stages provide most of the amplification.

Therefore, for making cascading following reasons,

- ✤ The amplification of a single stage amplifier is not sufficient.
- When input and output impedance is not of the correct magnitude, for a particular application two or more amplifier stages are connected in cascaded fashion or coupling. This is known as multistage amplifier.



Figure: Block diagram of cascade amplifier

From the above figure, V_{i1} , V_{i2} , V_{i3} the input of first, second and third stages and V_{o1} , V_{o2} , V_{o3} are the output of the three stages. Therefore, $\frac{V_{o3}}{V_{i1}}$ is the overall voltage gain of 3 stage amplifier which is given as follows:

From the figure, we know that,

 $V_{o1} = V_{i2}$; $V_{o2} = V_{i3}$; put this into the above equation, we get

$$A_{\nu} = \frac{V_{03}}{V_{i3}} \cdot \frac{V_{02}}{V_{i2}} \cdot \frac{V_{01}}{V_{i1}}$$
(3)

Already we know that,

Voltage gain (A) =
$$\frac{Output voltage}{Input voltage} = \frac{V_o}{V_i}$$

 $A_v = A_{v3} \cdot A_{v2} \cdot A_{v1}$ (4)

Therefore, the voltage gain of multistage amplifier is the product of individual gains of the each stage.

Then the multistage amplifier is shown below.



Figure: Multistage amplifier

Voltage gain: The resultant voltage gain of the multistage amplifier is the product of the voltage gains of the various stages or individual stages.

(i.e.,)
$$A_v == A_{v1} \cdot A_{v2} \cdot A_{v3} \cdot A_{v4} \cdot \dots \cdot A_{vn} \dots \dots \dots (5)$$

= Then, Voltage gain of n^{th} stage is as follows:

$$A_{v1} = \frac{A_{in}R_{ln}}{R_{in}}.....(6)$$

Where, R_{ln} = Effective load resistance of n^{th} stage.

 R_{in} = Input resistance / impedance of 1^{st} stage.

Selection of cascading amplifier configuration:

From the above discussion, the multistage amplifier is divided into three parts:

i) Input stage

- ii) Middle stage and
- iii) Output stage.
- In the above, the input stage must be designed with input impedance matches with the source impedance.
- Similarly, the output stage designed must be the output impedance matches with the load impedance.
- Then, middle stage is designed with our desired voltage and current gain.

Anyhow, to select the cascading configuration, the following considerations are important since we normally use these three configurations.

4. Explain the FET input stages.

*** FET** parameters:

- The following are the parameters of FET as an amplifier.
- 1. The transcondutance ' g_m '
- 2. The dynamic resistance r_d and
- 3. The amplification factor μ .

• Transcondutance:

✓ It is defined as the ratio of change in drain current to the change in gate source voltage at a constant drain source voltage.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} / \Delta V_{DS}$$
 = Constant

✓ It is expressed in mill amperes per volt or micro mhos. It is sometimes referred to as the common source forward trans admittance.

• Dynamic Drain Resistance or output Resistance:

✓ The drain resistance is defined as the ratio of change in drain source voltage V_{DS} to the change in drain current I_D at a constant gate source voltage.

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D} / \Delta V_{GS}$$

✓ The reciprocal of drain resistance is the drain conductance, it is called sometimes as common source output conductance.

• Amplification factor:

✓ Amplification factor is defined as the ratio of change in drain source voltage to the change in gate source voltage at a constant drain current.

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} / \Delta I_D$$

• Relation between FET parameters:

- \checkmark We know that $\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$
- ✓ Multiplying the numerator and the denominator on the R.H.S by ΔI_D , We have

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \ge \frac{\Delta I_D}{\Delta I_D} = \frac{V_{DS}}{I_D} \ge \frac{I_D}{V_{GS}} = g_m \ge r_d$$

✓ Therefore $\mu = g_m \ge r_d$ is the relation between the parameters of a FET.

• FET configurations:

- \checkmark There are three types of configurations in the FET amplifier, they are:
 - 1. Common source configuration
 - 2. Common drain configuration
 - 3. Common gate configuration
- ✓ A FET can be connected in any one of the three configurations. The common drain circuit also called source follower circuit.

5. Explain briefly about gain and frequency response of single-tuned amplifier.

- > The voltage gain of an amplifier depends upon current gain (β), input resistance (R_i) and effective or a.c load resistance.
- > The voltage gain is given by the relation,

$$A_v = \beta x \frac{r_L}{R_i}$$

The a.c load resistance of a parallel resonant circuit (i.e., tuned circuit) is given by the relation,

$$R_L = Z_p = \frac{L}{CR}$$

Where, L = value of inductance,

C = value of capacitance, and

 \mathbf{R} = value of effective resistance of the inductor.

Voltage gain of a voltage amplifier is given by the relation,

$$A_{v} = \beta x \frac{\frac{L}{CR}}{R_{i}}$$

- We know that the value of the quantity $\frac{L}{CR}$ (changes above or below the resonant called impedance of the tuned circuit) is very high at the resonant frequency and it decreases as the frequency changes above or below the resonant frequency.
- Therefore voltage gain of a tuned amplifier is very high at the resonant frequency and it decreases as the frequency changes above or below the resonant frequency.
- The above facts are shown in the form of a voltage gain versus frequency plot shown in figure below.



Figure: Frequency response curve

- Such a plot is called Frequency response curveof a tuned voltage amplifier.
- The bandwidth (BW) of an amplifier is equal to the frequency difference between the point A and B on either side of the resonant frequency, where the value of voltage gain drops to $1/\sqrt{2}$ of its maximum value of resonance.
- ➢ Thus bandwidth,

$$BW = \Delta f = f_2 - f_1 = \frac{f_o}{Q_o}$$

Where Q_o is the quality factor (or Q-factor) of the tuned circuit.

6. Draw a differential amplifier and its ac equivalent circuit. (OR) Explain the operation of basic emitter coupled differential amplifier (or) Explain the function of differential amplifier with neat circuit. (A/M 2010)(M/J 2012) OR Explain the common mode and differential mode operation of the differential amplifier (May/June2016Nov/Dec-2017, May-2018)

✤ DIFFERENTIAL AMPLIFIER BASIC BLOCK DIAGRAM:

• The differential amplifier amplifies the difference between two applied input signals V_{in1} and V_{in2} (voltage signals). Hence, it is called as **Difference amplifier.**



Fig: block diagram of differential amplifier

• In an ideal amplifier, the output voltage V_o is proportional to the difference between the two input signals. Therefore we can write,

 $V_{o} \alpha (V_{in1} - V_{in2})$ (1)

*** DIFFERENTIAL GAIN Ad:**

- From the above equation, we can write the differential gain A_d is [Generally gain is nothing but the output parameter (may be voltage, current, etc.) to input parameter].
- Therefore, $V_o = A_d (V_{in1} V_{in2}) \dots (2)$

Where $A_d = Differential gain constant$

- This A_d is thegain with which differential amplifier amplifies the difference between two input signal is called **Differential gain**.
- The difference between the two inputs $(V_{in1} \sim V_{in2})$ is generally called difference voltage and denoted as V_d .
- output foreThere voltage is $V_o = A_d \cdot V_d$ (3)
- Therefore the differential gain can be expressed as,

- COMMON MODE GAIN A_c:If we apply two input voltages which are equal in all the respect to the differential amplifier i.e., $V_1 = V_2$ then, ideally the output voltage V_0 is $(V_1 \sim V_2)$. A_d, must be zero.
- In this mode the applied input signals, phase and frequency must be in same.
- But the output voltage of the practical differential amplifier not only depends on the difference voltage but also depends on the average common level of the two inputs.
- \bullet Such an average level of the two input signal is called **common mode signal** which is denoted as $V_{\rm c}.$

 $V_{c} = \frac{V_{1+}V_{2}}{2}....(5)$

• In practical, the differential amplifier produces the output voltage proportional to each common mode signal. The gain which it amplifies the common mode signal to produce the output is called common mode gain of the differential amplifier denoted as $A_{c.}$

$$A_c = \frac{V_o}{V_c} \tag{6}$$

• So that total output of any differential amplifier can be expressed as,

COMMON MODE REJECTION RATIO:

- In differential amplifier, if both transistors input the same, then that differential amplifier is called as **common mode differential amplifier**.
- In common mode operation, the output is zero.
- But due to many disturbance in signals, noise signals appear as a common input signal to both the input terminals of the differential amplifier.
- Such a common signal should be rejected by the differential amplifier(CMRR).
- Thus, the ability of a differential amplifier to reject a common mode signal is expressed by a ratio called **common mode rejection ratio.**
- CMRR is defined as the ratio of the differential mode gain (A_d) to common mode voltage gain (A_c).

- In ideal case the CMRR is infinite, because the common mode gain is nearly or exactly zero. But in practical, it is not infinite.
- But ρ is very large one, since A_d is very large and A_c is very small. The CMRR can be expressed in dB also.

CMRR in dB = 20 log $\frac{|A_d|}{|A_c|}$ dB(9)

• The total output voltage is,

Where, $V_0 =$ Total output voltage of differential amplifier,

 A_d = Differential mode gain of differential amplifier,

 A_c = Common mode gain of differential amplifier,

 V_d = Differential mode voltage.

• From equation (10), V_o can be written as,

- Therefore, from the above equation, the CMRR is practically very large, though both V_c and V_c components are present.
- The output is proportional to the difference in signal only. Then the common mode component is greatly rejected.

***** EMITTER COUPLED DIFFERENTIAL AMPLIFIER:

• The transistorized differential amplifier is an emitter and emitter follower circuit. So this is called as Emitter coupled differential amplifier.



Figure(1): Emitter biased circuit

- Figure(1) shows the emitter coupled biased circuit. The transistor TQ₁ and TQ₂used in the figure are identical in characteristics and also having exactly matched characteristics.
- Then the two collector resistances R_{C1} and R_{C2} are equal while the two emitter resistances R_{E1} and R_{E2} are also equal.

Therefore $R_{C1} = R_{C2}$ and $R_{E1} = R_{E2}$

- In this the magnitude of V_{CC} and $-V_{EE}$ are also same. Therefore the differential amplifier can be obtained by using such two emitter biased circuits.
- This emitter biased circuit can be obtained by connecting the E_1 of TQ_1 with E_2 of TQ_2 .
- Because of this connection the R_{E1} is parallel with R_{E2} .
- The applied input V_{s1} is connected with base of TQ_1 and V_{s2} input is connected with the base of TQ_2 .
- Both input voltages in Base is with respect to ground. Then its balanced output is taken in between the respective collector terminals of both transistors (TQ₁ and TQ₂).
- This amplifier is called Emitter coupled Differential Amplifier. In this circuit, the two collector resistanceR_C used are also same.

- Then the dual input differential balanced output differential amplifier is shown below. Because, none of the output terminal is grounded, the output is taken between two output terminals.
- So it is called as Balanced Differential Amplifier and it is shown in figure (2).



Figure (2): Balanced differential amplifier

• For studying the operation of differential amplifier, the following modes are used. (i) Differential mode, and (ii) Common mode.

i) Differential mode operation:

- In this mode, both inputs are different in either magnitude or phase like 180° phase. This opposite phase can be obtained from the Center tap Transformer.
- That is assume that the sine wave on the base of TQ₁ is positive going while on the base of TQ₂ is negative going.
- With a positive going signal on the base of TQ₁, if amplified, a negative going signal develops and appears on the collector of TQ₁.
- Due to positive going signal, current through R_E also decrease and hence a positive going current wave is developed across R_E.
- Due to negative going signal on the base of TQ_2 , an amplified positive going signal develops on the collector of TQ_2 and anegative going signal develops across R_E , because of emitter follower action of TQ_2 .
- So. The signal voltage across R_E due to effect of TQ₁ and TQ₂ are equal in magnitude and 180° out of phase due to method pair of transistors.

- Hence these two signals cancel each other and there is no signal across the emitter resistance.
- Hence there is no AC signal current flowing through the emitter resistance. Hence R_E in this case does not introduce negative feedback.



Figure (3): Differential mode

- While V_0 is the output taken across collector of TQ_1 and collector of TQ_2 , the two outputs on collector C_1 and C_2 are equal in magnitude but opposite in polarity.
- And V_o is the difference between these two signals. Hence, the different output V_o is twice as large as the signal voltage from collector to ground.

ii) COMMON MODE OPERATION:

• In common mode the signals applied to the base of the both transistor TQ₁ and TQ₂ are in same phase, frequency and also in magnitude.



Figure (4): common mode

- In phase signal voltages at the bases of TQ_1 and TQ_2 causes in phase signal voltages to appear across R_E which add together.
- Hence R_E causes a signal current and provides negative feedback.
- This feedback reduces the common mode gain of differential amplifier.

7.Explain the analysis of Differential amplifier. With neat sketch explain the BJT differential amplifier with active load and derive for A_d, A_c, and CMRR How CMRR improved (Nov/Dec 2015)(Nov/Dec 2016,May-2018)

- Normally, analysis in amplifier depends on both AC and DC analysis.
- In the above two, the d.c signals determines the operating values for the transistors and used as biasing.
- Similarly, a.c signals are used as input signals, which determine the output of the differential amplifier.
- The dual input, balanced output differential amplifier is also called **Symmetrical Differential Amplifier.**
- *** DC ANALYSIS:**
- DC analysis means using D.c voltage as biasing voltage and keeping it constant (to obtain suitable operating point).



Figure (1): DC Equivalent circuit

- For obtaining DC analysis, we must obtain operating point values i.e., I_{CQ} and V_{CQ} for the transistors used.
- In DC analysis, the supply voltage d.c is taken as biasing voltage and the applied input a.c signals of both V_{s1} and V_{s2} are to be zero.

• To obtain DC analysis following assumptions are to be taken:

- 1) Assuming $R_{S1} = R_{S2}$ (source resistances of both sides) and is simply denoted by R_S .
- 2) The transistor used TQ_1 and TQ_2 both are matched in their ideal identical characteristics.
- 3) Emitter resistances connected in both R_{E1} and R_{E2} must be the same. i.e., $R_{E1} = R_{E2} = R_E$

.e.,
$$R_{E1} = R_{E2} = R_E$$

Hence
$$R_E = R_{E1} || R_{E2} = \frac{R_{E1} \cdot R_{E2}}{[R_{E1} + R_{E2}]}$$

The collector resistances of both transistors also must be in same value.

i.e., $R_{C1} = R_{C2} = R_C$

The magnitude of $|V_{CC}| = |V_{EE}|$ are measured with respect to ground.

- Because of the above identical characteristics of both transistors, there is no necessity for finding out the operating point of each transistors.
- So, simply finding out the operating point to one is enough (I_{CQ} and V_{CEQ}).
- For finding out the I_{CQ} and V_{CE}, the DC analysis diagram is needed.



Figure(2): DC analysis diagram

$$-I_{B}R_{S} - V_{BE} - 2I_{E}R_{E} = -V_{EE} \qquad (1)$$

$$-I_{B}R_{S} - V_{BE} - 2I_{E}R_{E} + V_{EE} = 0 \qquad (2)$$

But, $I_{C} = \beta I_{B} \qquad \text{and} \quad I_{C} \approx I_{E}$(3)

- According to equation (3), $I_{\rm B} = \frac{I_{\rm C}}{\beta} = \frac{I_{\rm E}}{\beta}$ (4)
- Putting the value of equation (4) in (2), we get,

$$-\frac{I_{E}}{\beta}R_{S} - V_{BE} - 2I_{E}R_{E} + V_{EE} = 0 \dots (5)$$

$$-I_{E}[\frac{R_{S}}{\beta} + 2R_{E}] + V_{EE} - V_{BE} = 0 \dots (6)$$

$$I_{E}[\frac{R_{S}}{\beta} + 2R_{E}] = V_{EE} - V_{BE} \dots (7)$$

$$I_{E} = \frac{V_{EE} - V_{BE}}{[\frac{R_{S}}{\beta} + 2R_{E}]} \dots (8)$$

In practice, $\frac{R_{S}}{\beta} < 2R_{E} \dots (9)$

$$I_{E} = \frac{V_{EE} - V_{BE}}{2R_{E}} \dots (10)$$

- From the above equation (1), we can observe the following points.
 - i. R_E (Emitter resistance) determines the emitter circuit of TQ_1 and TQ_2 for the known value of V_{EE} .
 - ii. Then, the collector resistance (R_L) is independent of current that flows through Emitter terminals of TQ₁ and TQ₂.

The collector voltage, $V_C = V_{CC} - I_C R_C$ (11)

- Neglecting the drop across R_s, we can obtain the emitter voltage of TQ₁ as approximately equal to -V_{BE}.
- Then, $V_{CE} = V_C V_E = (V_{CC} I_C R_C) V_{BE}$ (12) $V_{CE} = V_{CC} + V_{BE} - I_C R_C$

- Hence, $I_E = I_C = I_{CQ}$ while $V_{CE} = V_{CEQ}$ for given values of V_{CC} and V_{EE} .
- Therefore operating point (Q) can be obtained from equation (10) and (12).
- AC ANALYSIS:(Nov/Dec 2016)
- For performing AC analysis, we must apply AC input signals as an input. So, we can calculate the following:
- A. Differential mode gain (A_d).
- B. Common mode gain (A_c) .
- C. Input resistance (R_i).
- D. Output resistance (R_o).

The above can be obtained by using h-parameters.

A. Differential gain (Ad)

- To obtain the Differential mode gain, the two input signals must be different from each other.
- Here, we take the two a.c input signals as equal in magnitude but having 180° phase shift between them.
- Then, the magnitude of each a.c input voltage V_{S1} and V_{S2} is $\frac{V_S}{2}$.
- For the a.c purposes, emitter terminal can be grounded which is shown in figure below with small signal analysis.



Figure (1): AC Equivalent for differential operation (half circuit concept)

• The circuit which can be analyzed by considering only one transistor is called Half circuit concept of analysis.



Figure(2): Approximate hybrid model

• For obtaining the differential mode gain (A_d) from the above hybrid model, we have to apply the Kirchhoff's voltage law in input side,

$$\frac{\mathbf{v}_{\mathrm{S}}}{2} = \mathbf{i}_{\mathrm{b}}\mathbf{R}_{\mathrm{S}} + \mathbf{i}_{\mathrm{b}}\mathbf{h}_{\mathrm{ie}} \qquad \dots \dots \dots (1)$$

$$\frac{v_{s}}{2} = i_{b}(R_{s} + h_{ie}) \qquad(2)$$
$$i_{b} = \frac{v_{s}}{2(R_{s} + h_{ie})} \qquad(3)$$

- Similarly, applying the Kirchhoff's voltage law to output loop, we get
- $V_o = I_b h_{fe} \cdot R_C \qquad \dots \dots \dots (4)$
- Put the value of I_b in equation (4) from (3), we get,

$$V_{\rm o} = \frac{-{\rm h_{fe}}V_{\rm S}R_{\rm C}}{2({\rm R_{\rm S}}+{\rm h_{ie}})}\dots\dots(5)$$

- Then, $\frac{V_o}{V_S} = \frac{-h_{fe} \cdot R_C}{2(R_S + h_{ie})}$ (6)
- Negative sign indicates that 180⁰ phase difference between input and output. If the input signals are equal and are out of phase by 180⁰, we get
- Differential mode signal $V_d = V_1 V_2 = (\frac{V_S}{2}) (-\frac{V_S}{2}) = V_S \quad \dots (7)$

Where, Vsis differential input voltage.

• Differential voltage gain $A_d = \frac{V_o}{V_s}$

$$A_{d} = \frac{h_{fe}R_{C}}{2(R_{S} + h_{ie})}\dots\dots(8)$$

- When the output of differential amplifier is measured with reference to ground, it is called unbalanced output.
- The output across the collectors of Q₁ and Q₂ to be perfectly matched then A_d for balanced output is twice than that of A_d for unbalanced output. Therefore

$$A_{d} = \frac{h_{fe}R_{C}}{(R_{S} + h_{ie})}\dots\dots\dots\dots(9)$$

B. Common mode gain (A_C)

- In common mode, the both transistor's input magnitude and phases are also inphase with each other.
- Let us assume that input signals are having the same magnitude Vs and are in same phase.
- Common mode voltage $V_C = \frac{V_1 + V_2}{2} = \frac{V_S + V_S}{2} = V_S$ (10)
- If suppose, the output is expressed as, $V_0 = A_C$. V_S (11)
- Common mode gain $A_C = \frac{V_o}{V_S}$ (12)
- In this mode, both the emitter current $I_{e1} = I_{e2} = I_e$ of TQ_1 , TQ_2 flows through R_E in the same direction, with same magnitude.
- Hence, the total current flowing through R_E is nearly $2I_e$ (13)



Figure(1): A.C. Equivalent Circuit for Common Mode Configuration

• Then the approximate hybrid model for the above circuit can be obtained and is used to obtain the A_d.



Figure(2): Approximate Hybrid model

- As the current through R_E is $2I_e$, for simplicity of derivation, we have to assume the I_e and effective emitter resistance as $2R_E$.
- Current through $R_C = Load$ current I_L
- Effective emitter = $2 R_E$

- Current through emitter resistance = $I_L + I_b$
- Current through $h_{oe} = (I_L h_{fe} . I_b)$
- Now, applying Kirchhoff's voltage law to input side,



Figure (3): Input side

 $-I_b R_S + I_b h_{ie} + 2R_E (I_L + I_b) = -V_S \qquad(14)$ $I_b R_S - I_b h_{ie} - 2R_E (I_L + I_b) = V_S \qquad(15)$ While, $V_o = -I_L \cdot R_C \qquad(15a)$

• Negative sign is due to the assumed direction of current. Similarly apply KVL to output side.



Figure (4): Output side

$$\frac{-(I_{\rm L} - h_{\rm fe} I_{\rm b})}{h_{\rm oe}} - 2R_{\rm E}(I_{\rm L} + I_{\rm b}) - I_{\rm L}R_{\rm C} = 0....(16)$$

 $\frac{-I_{L}}{h_{oe}} + \frac{h_{fe}I_{b}}{h_{oe}} - 2I_{L}R_{E} - 2I_{b}R_{E} - I_{L}R_{C} = 0...(17)$

$$I_{b}\left[\frac{h_{fe}}{h_{oe}} - 2R_{E}\right] = I_{L}\left[\frac{1}{h_{oe}} + 2R_{E} + R_{C}\right] \dots \dots \dots \dots (18)$$

• Multiplying both sides by h_{oe}, then

$$I_{b}[h_{fe} - 2R_{E}h_{oe}] = I_{L}[1 + h_{oe}(2R_{E} + R_{C})] \dots \dots \dots (19)$$
$$\frac{I_{L}}{I_{b}} = \frac{[h_{fe} - 2R_{E}h_{oe}]}{[1 + h_{oe}(2R_{E} + R_{C})]} \dots \dots \dots (20)$$
$$I_{b} = \frac{I_{L}[1 + h_{oe}(2R_{E} + R_{C})]}{[h_{fe} - 2R_{E}h_{oe}]} \dots \dots \dots (21)$$

• Putting this I_b in equation (15),

$$V_{S} = \frac{I_{L}[1 + h_{oe}(2R_{E} + R_{C})][R_{S} + h_{ie} + 2R_{E}] + 2R_{E}}{[h_{fe} - 2R_{E}h_{oe}]}$$
$$\frac{V_{S}}{I_{L}} = \frac{[1 + h_{oe}(2R_{E} + R_{C})][R_{S} + h_{ie} + 2R_{E}] + 2R_{E}}{[h_{fe} - 2R_{E}h_{oe}]} \dots (22)$$

• Then, find LCM and adjusting the terms,

$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1 + h_{fe}) + R_{S}(1 + 2R_{E}h_{oe}) + h_{ie}(1 + 2R_{E}h_{oe}) + h_{oe}R_{C}(2R_{E} + R_{S} + h_{oe})}{[h_{fe} - 2R_{E}h_{oe}]}$$
$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe}) + h_{oe}R_{C}(2R_{E} + R_{S} + h_{oe})}{[h_{fe} - 2R_{E}h_{oe}]} \dots (23)$$

• Actually $h_{oe}R_C \ll 1$. Neglecting the terms,

$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})}{[h_{fe} - 2R_{E}h_{oe}]} \dots (24)$$
$$I_{L} = \frac{V_{S} \cdot [h_{fe} - 2R_{E}h_{oe}]}{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})} \dots (25)$$

• Putting this I_L in equation (15a),

$$V_{o} = - I_{L} \cdot R_{C}$$

$$V_{o} = \frac{-V_{S} \cdot [h_{fe} - 2R_{E}h_{oe}]R_{C}}{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})} \dots \dots (26)$$

• Hence the common mode gain can be written as,

$$A_{\rm C} = \frac{V_{\rm o}}{V_{\rm S}} = \frac{[2R_{\rm E}h_{\rm oe} - h_{\rm fe}]R_{\rm C}}{2R_{\rm E}(1 + h_{\rm fe}) + (R_{\rm S} + h_{\rm ie})(1 + 2R_{\rm E}h_{\rm oe})} \dots \dots (27)$$

 In practice, h_{oe} is neglected, because the expression for A_C can be further modified as,

$$A_{\rm C} = \frac{-h_{\rm fe}R_{\rm C}}{R_{\rm S} + h_{\rm ie} + 2R_{\rm E}(1 + h_{\rm fe})}\dots(28)$$

• The above expression is same whether the output is balanced or unbalanced.

COMMON MODE REJECTION RATIO (CMRR):

- CMRR = $\left|\frac{A_d}{A_c}\right|$
- From equation (8) and (28),

$$CMRR = \left| \frac{\frac{h_{fe}R_{C}}{2(R_{S}+h_{ie})}}{\frac{h_{fe}R_{C}}{(R_{S}+h_{ie}+2R_{E}(1+h_{fe})}} \right| \dots (29)$$
$$CMRR = \left| \frac{(R_{S}+h_{ie}+2R_{E}(1+h_{fe}))}{2(R_{S}+h_{ie})} \right| \dots (30)$$

• This is CMRR for dual input balanced output differential amplifier circuit.

• For balanced case,
• For unbalanced case,
• For unbalanced case,

$$CMRR = \left| \frac{(R_{S} + h_{ie} + 2R_{E}(1 + h_{fe}))}{(R_{S} + h_{ie})} \right|$$

C. Input Impedance (R_i):

• R_i is defined as the equivalent resistance existing between any one of the input and the ground when other input terminal is grounded.

$$R_i = \frac{V_S}{I_b}$$

- Put the V_S and I_b from the above discussion, $R_i = 2(R_S + h_{ie})$.
- For one transistor and input pair, the resistance is $R_S + h_{ie}$.
- Hence for dual input circuit, the total input resistance is 2(R_s + h_{ie}), as the 2 circuits are perfectly matched.
- This input resistance is not dependent on whether output is balanced or unbalanced.

D) OUTPUT IMPEDANCE Ro:

- It is defined as the equivalent resistance between one of the output terminals with respect to ground.
- The resistance between output terminal with respect to ground is R_C.

$R_0 = R_C$

8. Describe any one method of neutralization used in tuned amplifier? Briefly explain Hazel line neutralization used in tuned amplifiers for stabilization (May/June 2016)(Nov/Dec 2016,May-2018) STABILITY OF TUNED AMPLIFIER

Stability of tuned amplifier is achieved by neutralization

i) Heseltine neutralizationii) Neutrodyne neutralization



- In a tuned RF amplifier the transistor are used at the frequency near to their unity gain bandwidth. To amplify the narrow band of high frequencies.
- ✤ At this frequency interjunction capacitor b/w base and collector of transistor (Cbc)of transistor becomes dominant
- ♦ As a reactance of Cbc at Rf is low and its provide feedback path from a collector to base.
- If some feedback signal reaches the input from output in a positive manner with proper phase shift then the circuit is unstable, generating its own oscillation.

Amplifier, it was necessary to reduce stage gain to a level that ensures the circuit stability.

This can be achieved in several ways

- i) favoring the stability factor of the tuned circuits
- ii) loose coupling b/w stages
- iii) Increase looser element into the element.
- ✤ To achieve stability the professor Hazettile introduced a circuit in which the troublesome effects of the c_{bc} was neutralized by introducing a signal coupled through the C_{bc}.

HAZELTINE NEUTRALIZATION:-

- * This is the neutralization technique employed in tuned RF amplifier to maintain stability .
- The undesired effect of collector to base capacitance of the transistor is neutralized by introducing a signal which cancels the signal coupled through the collector to base capacitance
- This is achieved by a small variable capacitance (C_N) is connected from the bottom of coil to the base of the transistor .It introduce a signal to the base of the transistor such that it cancels out the signal fed to the base by Cbc
- ✤ By properly adjusted Cn exactly neutralized achived.
- * Modified version of Hazeltine neutralization called neutrodyneneutralization.



NEUTRODYNE NEUTRALIZATION:-

- In a neutrodyne neutralization technique, Cn is connected to the centre trapped to the secondary coil.
- Hence it is connected with Vcc which ensures that it is insensitivity to any variation is supply voltage Vcc .Hence provided higher neutralization for the tuned amplifier.
- In principle, the circuit functions are the same manner as the hazeltine neutralizing capacitor does not have the supply voltage across it.



9. Write a short notes on Power amplifier. (Nov/Dec 2017)

- A power amplifier is an amplifier, which is capable to providing a large amount of power to the load such as loudspeaker, or motor etc.
- It is essential in almost all electronic systems, where a large amount of power is required to be supplied to the load.
- The power amplifier, is used as a last stage in a electronic system. For example, a public address system (PAS) consists of a microphone, a multistage amplifier, a power amplifier and a loudspeaker.
- The microphone converts the sound waves into electrical signal, which is of very low voltage (usually of few millivolts).
- This signal is insufficient to drive the loudspeaker. Therefore this signal is first raised to a sufficiently high value (a few volts) by passing it through a multistage small-signal (or voltage) amplifier.
- This signal is then used to drive the power amplifier, because it is incapable of delivering a large amount of power to the loudspeakers.
- A power amplifier is more commonly known as audio amplifier. The audio amplifiers are used in public address system, tape recorders, stereo systems, television receivers, radio receivers, broadcast transmitters etc.
- It will be interesting to know that a power amplifier dies not actually amplify the power. As a matter of fact, it takes power from the d.c. power supply connected to the output circuit and converts it into useful a.c. signal power.
- The power is fed to the load. The type of a.c. power developed, at the output of a power amplifier, is controlled by the input signal.
- Thus we can say that actually a power amplifier is a d.c. to a.c. power converter, whose action is controlled by the input signal.
- The power amplifiers, are also known as large signal amplifiers.
- The term 'large signal' for the power amplifiers arises because these amplifiers use a large part of their a.c. load line for operation.

• It is in contrast to the small signal amplifiers, which use only 10% of their a.c. load line for operation. The small signal amplifiers are commonly known as voltage amplifiers.

10. .Explainin detail the various types of power amplifier

Explain with circuit diagram class B power amplifier and derive for its efficiency (Nov/Dec2015)(May 2017)Nov/Dec-2017

i. Class-A amplifier:

- A class-A amplifier is one in which the operating point and the input signal are such that the current in the output circuit, flows at all times.
- A class-A amplifier operates essentially over a linear portion of its characteristics.
- In class-A operation, the transistor stays in the active region throughout the a.c cycle.
- The point and the input signal are such as to make the output current flows for 360°.
- Voltage gain: The voltage gain for a class-A amplifier may be obtained in the same way as the small-signal amplifier. It is given by the relation,

$$A_{v} = \frac{r_{L}}{r_{e}}$$

 r_L = A.C. load resistance whose value is equal to the parallel combination of collector resistance (R_c) and load resistance (R_L).

 r_e = A.C. emitter diode resistance.

• **Current gain:** the current gain of a transistor is the ratio of a.c. collector current (*i_c*) to the a.c. base current (*i_b*).

$$A_i = \frac{i_c}{i_b} = \beta$$

• **Power gain:** The a.c. input power to the base of transistor,

$$P_{in} = V_{in} \cdot i_b$$

And the a.c. output power from the collector.

$$P_o = -V_o \cdot i_c$$

• The negative sign in the above equation indicates that the phase of input signal is reversed at the output.

Power gain,
$$A_p = \frac{P_o}{P_{in}} = \frac{-V_o \cdot i_c}{V_{in} \cdot i_b} = -\frac{V_o}{V_{in}} \times \frac{i_c}{i_b}$$

= $-A_v \cdot A_i = -\frac{r_L}{r_e} \times \beta$

Where A_v = voltage gain, and

 A_i = current gain.

- The overall efficiency or circuit efficiency of the amplifier circuit is defined as the ratio of a.c. power delivered to the load to the total power supplied by the d.c. source.
- Mathematically, the overall efficiency,

$$\eta_o = \frac{\text{a.c.power delivered to the load}}{\text{Total power supplied by the d.c. source}} = \frac{V_{CEQ}I_{CQ}}{2V_{CC}I_{CQ}}$$

• Maximum value of overall efficiency,

$$\eta_{o(max)} = \frac{V_{CEQ.I_{CQ}}}{2(V_{CEQ.I_{CQ}})} = 0.25 = 25\%$$

- The collector efficiency of the amplifier circuit is defined as the ratio of a.c. power delivered to the load, to the power supplied by thed.c. source to the transistor.
- Mathematically, collector circuit efficiency,

$$\eta_c = rac{ ext{a.c.power delivered to the load}}{ ext{power supplied by the d.c.source to the transistor}}$$

• Maximum value of collector efficiency,



Figure: classification of amplifiers based on the biasing condition

ii. Class-B amplifier:

- A class-B amplifier is one in which the operating point is at an extreme end of its characteristics, so that the quiescent power is very small.
- Hence either the quiescent current or the quiescent voltage is approximately one half a cycle.
- In class-B operation, the transistor stays in the active region only for half the cycle. The Q-point is fixed at the cut-off point of the characteristics.
- The output current flows for 180°.
- <u>D.C. input power</u>: the input power comes from the d.c. source (i.e., the V_{CC} supply) and is given by the relation,

$$P_{in(dc)} = V_{CC} \cdot I_{dc}$$

Where I_{dc} is the average value of current drawn from the V_{CC} supply.

• <u>D.C. power loss in load resistor</u>: Its value is given by the relation,

$$P_{RL(dc)} = I^2_{dc} \cdot R_L$$

• <u>A.C. output power in load resistor</u>: Its value is given by the relation,

 $P_{o(ac)} = \mathbf{I}^2 \cdot \mathbf{R}_{\mathrm{L}} = \mathbf{V}^2 / \mathbf{R}_{\mathrm{L}}$

Where I = the r.m.s. value of a.c. output current,

V = Ther.m.s. value of a.c. output voltage, and

 V_{P} = The peak value of a.c. output voltage.

• <u>Power dissipated within the resistor</u>: Its value is given by the relation,

$$P_{c(dc)} = P_{in(dc)} - P_{RL(dc)} - P_{o(ac)}$$

• Overall efficiency:
$$\eta_o = \frac{P_{o(ac)}}{P_{in(dc)}} = \frac{P_o}{V_{CC} \cdot I_{dc}}$$

• Maximum value of overall efficiency,

$$\eta_o = \frac{P_{o(ac)}}{P_{in(dc)}} = \frac{\frac{1}{4}V_{CP} \cdot I_{CP}}{V_{CC} \cdot I_{dc}} = 0.785 = 78.5\%$$

iii. Class-AB amplifier:

- A class-AB amplifier is one operating point between class A and class B.
- Hence the output signal is zero for part but less than one-half of an input sinusoidal signal cycle.
- The output current flows for more than 180° but less than 360°.
- a.c. power delivered to the load resistor,

$$P_{o(ac)} = V_C \cdot I_C = \left(\frac{V_P}{\sqrt{2}}\right) \cdot \left(\frac{I_P}{\sqrt{2}}\right) = \frac{V_{P} \cdot I_P}{2}$$

• And total power dissipation of the two transistors,

$$2 P_{C(dc)} = P_{in(dc)} - P_{o(ac)} = V_C \cdot I_C - \frac{V_{P.} I_P}{2}$$

= $V_{CC} \cdot \frac{2 I_P}{\pi} - \frac{V_{P.} I_P}{2}$
= $2 I_P(\frac{V_{CC}}{\pi} - \frac{V_P}{4})$

• Overall efficiency,

$$\eta_{o} = \frac{P_{o(ac)}}{P_{in(dc)}} = \frac{\frac{V_{P.} I_{P}}{2}}{V_{CC} \cdot \frac{2 I_{P}}{\pi}} = \frac{\pi}{4} \cdot \frac{V_{P}}{V_{CC}} = 0.785 \frac{V_{P}}{V_{CC}}$$

• For the largest possible output signal, the peak value of the output voltage is equal to the V_{CC} supply (i.e., $V_P = V_{CC}$). In the case, the overall efficiency is maximum, and its value,

$$\eta_{o(max)} = 0.785 = 78.5\%$$

- The value of collector efficiency is equal to the overall efficiency, whose maximum value is also 78.5%.
- iv. Class-C amplifier:
 - A class-C amplifier is one in which the operating point is chosen so that the output current (or voltage) is zero for more than one-half of an input sinusoidal signal cycle.
 - In class-C amplifier, the Q-point is fixed beyond the extreme end of the characteristics. The output current remains zero for more than half cycle.
 - The unturned audio or video voltage amplifier with a resistive load is operated as small signal amplifier under class-A operation.
 - class-B amplifiers are mostly used for power amplification in push-pull arrangement.
 - class-AB and class-B operation are used with unturned power amplifiers, whereas class-C operation is used with tuned radio frequency amplifiers.

11.Explain briefly about push-pull amplifier

***** Introduction:

- This means one in on and another one is off.
- It needs same type of transistors(i.e., NPN or PNP).
- Also it needs two transformers in both input and output sides.
- One is input transformer and other is called output transformer.
- Input is applied to input driver transformer's primary winding.
- Both transformers (input and output) is centre tapped one.
- Both are NPN means voltage V_{CC} is positive.
- Both are PNP means voltage V_{CC} is negative.
- ***** Basic principle of operation:



Figure: Basic operation diagram

- During the positive half cycle of the applied input Q_1 is only under ON condition. The positive half cycle is across the load.
- Similarly, During the Negative half cycle of the applied input Q₂ is only under ON condition. So the Negative half cycle is across the load.
- Push-pull class-B amplifier:



Figure: Push-pull amplifier- class-B

- In the above circuit, both transistors is of NPN type.
- If both are PNP, the supply voltage must be $-V_{CC}$. but basic diagram is same.
- Input driver transfer driver circuit drives the circuit, then the input signal is applied to the primary of the driver transformer.
- The centre tap on the secondary of the driver transformer is grounded. The centre tap on the primary of the output transformer is connected to the supply voltage $+V_{CC}$.
- Whenever the input signal is under positive half cycle, when point A is positive with respect to B, then the transistor Q_1 is in the active region. But Q_2 is under in OFF condition now. So the load gets this positive voltage drop output across it.

- Then, point B is positive with respect to A under negative half cycle. So, Q₁ is in the OFF condition.so the load gets voltage in negative across it due to negative voltage. This is shown in the waveform.
- For the output transformer, the number of turns of each half of the primary is N_1 . But in the secondary, it is N_2 .
- Hence, the total number of turns in primary side of output transformer is $2N_1$.
- Then turns ratio is $2N_1 : N_2$.
- D.C operation:
- ✓ The Q-point is adjusted on the X-axis such that, $V_{CEQ} = V_{CC}$ and I_{CEQ} is zero. The coordinates of the Q-point are (V_{CC} ,0). There is no d.c base bias voltage.
- **D.C power input:**
- ✓ Each transistor output is in the form of half rectified waveform. Hence, if I_m is the peak value of the output current of each transistor, the dc or A_V value is $\frac{I_m}{\pi}$, due to half rectified waveform.
- ✓ Then, two currents drawn by the two transistors, form the A.C supply are in the same direction.
- ✓ Therefore, the total D.C or average current drawn from the A.C supply is algebraic sum of the individual average current drawn by each transistor,

 \checkmark The total d.c power input is given by,



Figure: Waveform output

• A.C operation:

✓ When A.C signal is applied to the input driver transformer, for positive half cycle Q₁ transistor is under ON condition. Then, its current flow path is shown in the following diagram.



Figure: current path

- ✓ From the above figure, when Q₁ conducts, lower half of the primary of the input transformer does not carry any current. Hence. Only N₁number of turns carry the current.
- ✓ While, when Q₂conducts , upper half of the primary does not carry any current. Therefore again only N₁ number of turns carry the current.
- \checkmark Hence, the reflection on the primary can be written as,

$$R_{L}^{\prime} = \frac{R_{L}}{n.n}$$
.....(4)and $n = \frac{N_{2}}{N_{1}}$ (5)

- ✓ Note that the step down turns ratio is 2N₁ : N₂ but while calculating the reflected load, the ratio n becomes N₂ : N₁.
- \checkmark So each transistor shares equal load which is the reflected load R_L.
- ✓ The slope of the a.c load line is $\frac{-1}{RL'}$, while the d.c load line is the vertical line passing through the Q on the X-axis. The load lines are shown below.



Figure: load lines for push-pull class B amplifier

 \checkmark The slope of the a.c load line (magnitude of slope) can be represented in terms of

V_m and I_m,
$$\frac{1}{RL'} = \frac{I_m}{V_m}$$
.....(6)
R_L' = $\frac{V_m}{I_m}$(7)

Here, V_m = peak value of the collector circuit

• A.C power output:

✓ As I_m and V_m are the peak values of the output current and the output voltage respectively. Then

$$V_{\rm rms} = \frac{V_m}{\sqrt{2}} \dots (8) \text{ and } I_{\rm rms} = \frac{I_m}{\sqrt{2}} \dots (9)$$

The power output is, $P_{\rm ac} = V_{\rm rms} \cdot I_{\rm rms}$
$$= I_{\rm rms} \cdot R_{\rm L} \cdot I_{\rm rms}$$
$$= I_{\rm rms}^2 \cdot R_{\rm L} \cdot \dots \dots (10)$$
$$= V_{\rm rms}^2 / R_{\rm L} \cdot$$

• Efficiency: The efficiency of class-B amplifier can be calculated as follows:

• Maximum efficiency:

- ✓ As the peak value of the collector voltageV_m increases, the efficiency also increases.
- ✓ Then the maximum value of V_m is possible which is equal to V_{CC} .

$$\%\eta_{\text{max}} = \frac{P_{ac}}{P_{dc}} * 100$$

= $\frac{\pi}{4} \frac{V_m}{V_{CC}} * 100 = 78.5\%$

11.Draw the circuit diagram and explain the working of a differential amplifier using FET. Derive the expression for differential mode gain and common mode gain.(May 2017)

- Normally, analysis in amplifier depends on both AC and DC analysis.
- In the above two, the d.c signals determines the operating values for the transistors and used as biasing.
- Similarly, a.c signals are used as input signals, which determine the output of the differential amplifier.
- The dual input, balanced output differential amplifier is also called **Symmetrical Differential Amplifier.**
- ***** DC ANALYSIS:

- DC analysis means using D.c voltage as biasing voltage and keeping it constant (to obtain suitable operating point).
- ***** AC ANALYSIS:
 - For performing AC analysis, we must apply AC input signals as an input. So, we can calculate the following:
 - E. Differential mode gain (A_d).
 - F. Common mode gain (A_c) .
 - G. Input resistance (R_i).
 - H. Output resistance (R_o).

The above can be obtained by using h-parameters.

C. Differential gain (Ad)

- To obtain the Differential mode gain, the two input signals must be different from each other.
- Here, we take the two a.c input signals as equal in magnitude but having 180° phase shift between them.
- Then, the magnitude of each a.c input voltage V_{S1} and V_{S2} is $\frac{V_S}{2}$.
- For the a.c purposes, emitter terminal can be grounded which is shown in figure below with small signal analysis.



Figure (1): AC Equivalent for differential operation (half circuit concept)

• The circuit which can be analyzed by considering only one transistor is called Half circuit concept of analysis.


Figure(2): Approximate hybrid model

• For obtaining the differential mode gain (A_d) from the above hybrid model, we have to apply the Kirchhoff's voltage law in input side,

• Similarly, applying the Kirchhoff's voltage law to output loop, we get

• Put the value of I_b in equation (4) from (3), we get,

$$V_{o} = \frac{-h_{fe}V_{S}R_{C}}{2(R_{S} + h_{ie})}\dots\dots(5)$$

- Then, $\frac{V_o}{V_S} = \frac{-h_{fe} \cdot R_C}{2(R_S + h_{ie})}$ (6)
- Negative sign indicates that 180⁰ phase difference between input and output. If the input signals are equal and are out of phase by 180⁰, we get
- Differential mode signal $V_d = V_1 V_2 = (\frac{V_S}{2}) (-\frac{V_S}{2}) = V_S \dots (7)$

Where, Vsis differential input voltage.

• Differential voltage gain $A_d = \frac{V_o}{V_s}$

$$A_{d} = \frac{h_{fe}R_{C}}{2(R_{S} + h_{ie})}\dots\dots(8)$$

- When the output of differential amplifier is measured with reference to ground, it is called unbalanced output.
 - The output across the collectors of Q₁ and Q₂ to be perfectly matched then A_d for balanced output is twice than that of A_d for unbalanced output. Therefore

$$A_{d} = \frac{h_{fe}R_{C}}{(R_{S} + h_{ie})}\dots\dots\dots(9)$$

D. Common mode gain (A_C)

- In common mode, the both transistor's input magnitude and phases are also inphase with each other.
- Let us assume that input signals are having the same magnitude V_s and are in same phase.
- Common mode voltage $V_C = \frac{V_1 + V_2}{2} = \frac{V_S + V_S}{2} = V_S$ (10)
- If suppose, the output is expressed as, $V_0 = A_C$. V_S (11)
- Common mode gain $A_C = \frac{v_o}{v_s}$ (12)
- In this mode, both the emitter current $I_{e1} = I_{e2} = I_e$ of TQ_1 , TQ_2 flows through R_E in the same direction, with same magnitude.
- Hence, the total current flowing through R_E is nearly $2I_e$ (13)



Figure(1): A.C. Equivalent Circuit for Common Mode Configuration

• Then the approximate hybrid model for the above circuit can be obtained and is used to obtain the A_d.



Figure(2): Approximate Hybrid model

- As the current through R_E is $2I_e$, for simplicity of derivation, we have to assume the I_e and effective emitter resistance as $2R_E$.
- Current through $R_C = Load$ current I_L

- Effective emitter = $2 R_E$
- Current through emitter resistance = $I_L + I_b$
- Current through $h_{oe} = (I_L h_{fe} \cdot I_b)$
- Now, applying Kirchhoff's voltage law to input side,



Figure (3): Input side

 $-I_{b} R_{S} + I_{b} h_{ie} + 2R_{E}(I_{L} + I_{b}) = -V_{S} \qquad \dots \dots (14)$ $I_{b} R_{S} - I_{b} h_{ie} - 2R_{E}(I_{L} + I_{b}) = V_{S} \qquad \dots \dots \dots (15)$ While, $V_{o} = -I_{L} \cdot R_{C} \qquad \dots \dots \dots \dots (15a)$

• Negative sign is due to the assumed direction of current. Similarly apply KVL to output side.



Figure (4): Output side

$$\frac{-(I_{\rm L}-h_{\rm fe}I_{\rm b})}{h_{\rm oe}} - 2R_{\rm E}(I_{\rm L}+I_{\rm b}) - I_{\rm L}R_{\rm C} = 0....(16)$$

 $\frac{-I_{L}}{h_{oe}} + \frac{h_{fe}I_{b}}{h_{oe}} - 2I_{L}R_{E} - 2I_{b}R_{E} - I_{L}R_{C} = 0...(17)$

$$I_{b}\left[\frac{h_{fe}}{h_{oe}} - 2R_{E}\right] = I_{L}\left[\frac{1}{h_{oe}} + 2R_{E} + R_{C}\right] \dots \dots \dots (18)$$

• Multiplying both sides by h_{oe}, then

$$I_{b}[h_{fe} - 2R_{E}h_{oe}] = I_{L}[1 + h_{oe}(2R_{E} + R_{C})] \dots \dots \dots (19)$$
$$\frac{I_{L}}{I_{b}} = \frac{[h_{fe} - 2R_{E}h_{oe}]}{[1 + h_{oe}(2R_{E} + R_{C})]} \dots \dots \dots (20)$$

• Putting this I_b in equation (15),

$$V_{S} = \frac{I_{L}[1 + h_{oe}(2R_{E} + R_{C})][R_{S} + h_{ie} + 2R_{E}] + 2R_{E}}{[h_{fe} - 2R_{E}h_{oe}]}$$
$$\frac{V_{S}}{I_{L}} = \frac{[1 + h_{oe}(2R_{E} + R_{C})][R_{S} + h_{ie} + 2R_{E}] + 2R_{E}}{[h_{fe} - 2R_{E}h_{oe}]} \dots (22)$$

• Then, find LCM and adjusting the terms,

$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1+h_{fe}) + R_{S}(1+2R_{E}h_{oe}) + h_{ie}(1+2R_{E}h_{oe}) + h_{oe}R_{C}(2R_{E}+R_{S}+h_{oe})}{[h_{fe}-2R_{E}h_{oe}]}$$
$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1+h_{fe}) + (R_{S}+h_{ie})(1+2R_{E}h_{oe}) + h_{oe}R_{C}(2R_{E}+R_{S}+h_{oe})}{[h_{fe}-2R_{E}h_{oe}]} \dots (23)$$

Actually $h_{oe}R_C \ll 1$. Neglecting the terms,

$$\frac{V_{S}}{I_{L}} = \frac{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})}{[h_{fe} - 2R_{E}h_{oe}]} \dots (24)$$
$$I_{L} = \frac{V_{S} \cdot [h_{fe} - 2R_{E}h_{oe}]}{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})} \dots (25)$$

Putting this I_L in equation (15a),

$$V_{o} = - I_{L} \cdot R_{C}$$

$$V_{o} = \frac{-V_{S} \cdot [h_{fe} - 2R_{E}h_{oe}]R_{C}}{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})} \dots \dots (26)$$

Hence the common mode gain can be written as,

$$A_{C} = \frac{V_{o}}{V_{S}} = \frac{[2R_{E}h_{oe} - h_{fe}]R_{C}}{2R_{E}(1 + h_{fe}) + (R_{S} + h_{ie})(1 + 2R_{E}h_{oe})} \dots \dots (27)$$

In practice, h_{oe} is neglected, because the expression for A_C can be further modified as,

$$A_{C} = \frac{-h_{fe}R_{C}}{R_{S} + h_{ie} + 2R_{E}(1 + h_{fe})}\dots(28)$$

The above expression is same whether the output is balanced or unbalanced.

COMMON MODE REJECTION RATIO (CMRR):

$$CMRR = \left| \frac{A_d}{A_C} \right|$$

From equation (8) and (28),

$$CMRR = \left| \frac{\frac{h_{fe}R_{C}}{2(R_{S}+h_{ie})}}{\frac{h_{fe}R_{C}}{(R_{S}+h_{ie}+2R_{E}(1+h_{fe})}} \right| \dots (29)$$

CMRR =
$$\left| \frac{(R_{S} + h_{ie} + 2R_{E}(1 + h_{fe}))}{2(R_{S} + h_{ie})} \right| \dots (30)$$

This is CMRR for dual input balanced output differential amplifier circuit.

For balanced case,

CMRR =
$$\frac{(R_{S} + h_{ie} + 2R_{E}(1 + h_{fe}))}{(R_{S} + h_{ie})}$$

For unbalanced case,

CMRR =
$$\frac{(R_{S} + h_{ie} + 2R_{E}(1 + h_{fe}))}{2(R_{S} + h_{ie})}$$

C. Input Impedance (R_i):

• R_i is defined as the equivalent resistance existing between any one of the input and the ground when other input terminal is grounded.

$$R_i = \frac{V_S}{I_b}$$

- Put the V_S and I_b from the above discussion, $R_i = 2(R_S + h_{ie})$.
- For one transistor and input pair, the resistance is $R_S + h_{ie}$.
- Hence for dual input circuit, the total input resistance is 2(R_S + h_{ie}), as the 2 circuits are perfectly matched.
- This input resistance is not dependent on whether output is balanced or unbalanced.

D) OUTPUT IMPEDANCE Ro:

- It is defined as the equivalent resistance between one of the output terminals with respect to ground.
- The resistance between output terminal with respect to ground is R_C.

 $R_0 = R_C$



Changes to be made for FET is

BJT FET
Rc Rd
re=
$$\frac{1}{g_m}$$

 $A_d = \frac{V_0}{V_{in}} = \frac{R_d}{V_{g_{md}}} = g_{md}R_d$

12.Evaluate the (1) operating point (2)differential gain(3)common mode gain(4)CMRR and (5)output voltage if Vs1=70mV peak to peak at 1 Khz and Vs2=40 mV peak to peak at 1 Khz of dual input balanced output differential amplitude h_{ie} =2.8 KΩ.(Nov/Dec 2016)



1. Operating point value are I_{CQ} , V_{CEQ} . Apply KVL to input side. $-I_B R_S - V_{BE} - 2R_E I_E + V_{EE} = 0$ $\frac{-I_E}{\beta} R_S - V_{BE} - 2R_E I_E + V_{EE} = 0$ $I_E = \frac{V_{EE} - V_{BE}}{2R_E + \frac{R_S}{\beta}}$

 $\beta = h_{fe} = 100$

$$I_E = \frac{15 - 0.7}{2 \times 6.8 \times 10^3 + \frac{100}{100}} = 1.051 \, mA$$
$$I_C = I_E = 1.051 \, mA$$
$$V_{CE} = V_{CC} + V_{BE} - I_C R_C$$
$$= 15 + 0.7 - 1.051 \times 10^{-3} \times 4.7 \times 10^3$$
$$\therefore V_{CEQ} = 10.758 \, V$$

Differential gain

$$A_d = \frac{h_{fe}R_C}{R_s + h_{ie}}$$
$$= \frac{100 \times 4.7 \times 10^3}{100 + 2.8 \times 10^3} = 162.068$$

Common mode gain

$$A_{C} = \frac{h_{fe}R_{c}}{2R_{E}(1+h_{fe})+R_{s}+h_{ie}}$$

$$= \frac{100 \times 4.7 \times 10^{3}}{2 \times 6.8 \times 10^{3}(1+100) + 100 + 2.8 \times 10^{3}}$$

$$= 0.3414$$

$$CMRR = \frac{A_{d}}{A_{c}} = \frac{162.068}{0.3414} = 474.652$$

$$\therefore CMRR = 20 \log(474.652) = 53.527 \ dB$$

Output voltage

$$V_{o} = A_{d}V_{d} + A_{c}V_{c}$$

$$V_{d} = V_{s1} - V_{s2} = 70 - 40 = 30 \ mV \ (P - P)$$

$$V_{c} = \frac{V_{s1} + V_{s2}}{2} = \frac{70 + 40}{2} = 55 \ mV \ (P - P)$$

$$V_{o} = 162.068 \times 30 \times 10^{-3} + 55 \times 10^{-3} \times 0.3414$$

$$= 4.86204 + 0.0187$$

$$= 4.88 \ V \ (Peak - Peak)$$

UNIT V

1.What is Oscillator?

An oscillator is a circuit which generates an alternating voltage without any input signal.

2.What are sustained Oscillations?

Electrical oscillations in which amplitude does not change with time are called sustained oscillations. It is called as undamped oscillations.

3. What is piezo electric effect?(May/June-2013)

The piezo electric crystal exhibits a property, that is, if a mechanical strees is applied across one face, an electrical potential is developed across the opposite face. The inverse is also true. This phenomenon is called piezo-electric effect.

4. Why Quartz crystal is commonly used in crystal oscillator?

Quartz crystals are generally used in crystal oscillator because of their great mechanical strength, simplicity of manufacture and abeyance to the piezo electric effect accurately.

5. Why is an RC phase shift oscillator called so?

An RC network products 180° phase shift. Hence it is called RC phase shift oscillator.

6.Name two low frequency oscillators?

a) RC phase shift oscillator.

b) Weinbridge oscillator.

7. Name three high frequency oscillators?

The high frequency oscillators are

- a) Hartley oscillator.
- b) Colpitt's oscillator.
- c) Crystal oscillator

8. What are the advantages of crystal oscillators?(NOV/DEC 2012)

The advantages of crystal oscillators are

- a) Excellent frequency stability.
- b) High frequency of operation
- c) Automatic amplitude control.

9. Which oscillator uses both positive and negative feedback?

Wienbridge oscillator.

10.Distinguish between LC and RC oscillator.

LC Oscillator	RC Oscillator	
It operates at high frequencies	It operates at low frequencies	
It is suitable for RF only	It is suitable for AF only	
Frequency is variable	The frequency is constant. It is known as fixed frequency oscillator.	

11. What are different types of feedback depending on the type of feedback signal? Positive feedback and negative feedback

12. What are the different feedback topologies? OR Name the types of feedback amplifiers.(May/June-2013)

Voltage series feedback, current series feedback, voltage shunt feedback and current shunt feedback

13. With negative feedback the bandwidth of the amplifier increases- True/False? True

14. What are the effects of a negative feedback?

- a) Reduces noise
- b) Reduces distortion
- c) Reduces gain
- d) Increases band width

15.Define(i)feedback (ii)positivefeedback and (iii)negativefeedback.

i) **Feedback**: The process of combining a fraction of the output (of a Device-amplifier) backto its input is called feedback.

ii) Positive Feedback: If the feedback is in phase to the input, it is called positive feedback. Here

iii)**NegativeFeedback**:Whenthe feedbackis inopposition (outof phase)to the input,itis callednegativefeedback. Here

16.Define feedback.

The process of injecting a fraction of the output voltage of an amplifier into the inputs o that it becomes a part of the input is known as feedback.

17.Define positivefeedback.

It is the feedback voltage in phase with the input from the source; it reinforces the original input signal and is called positive or regenerative feedback.

18.DefineNegativefeedback.

If thefeedbackvoltageis oppositeinphaseto theinputfromthesource, i.e., opposes the original inputsignal and is called negative or degenerative feedback.

19.Mention the fourconnections in Feedback.

- 1.Voltageseries feedback.
- 2.Voltageshuntfeedback
- 3. Currentseries feedback.
- 4. Currentshuntfeedback.

20.Explain the voltage series feedback.

Inthiscase, the feedback voltage is derived from the output voltage and fed in series within putsignal. The input of the amplifier and the feedback network are in series is also known as series parallel in parallel, hence this configuration is also known as series parallel feedback network.

21.Explain the voltage shunt feedback.

Theinputof amplifier and the feedback network are in parallel and known as parallel – parallel feedback network. This typeof feedback to the ideal current to voltage converter, acirculating having very low input impedance and very low output impedance.

22.Explain the current series feedback.

When the feedback voltaged erived from the load current and is fed inseries with the input signal, the feedback is said to be current series feedback, the input sof the amplifier and the feedback network are inseries and the output are also in series. This configuration is also called as series - series feedback configuration.

23.Explain the current shunt feedback.

When the feedback voltage is derived from the load current and a feed in parallel with the inputsignal, the feedback is said to be current shunt feedback. Here in the inputs of the amplifier and the feedback network are in parallel and the outputs are inseries. This configuration is also known as parallel series feedback.

24.Writethe effectsofnegativefeedback.(Apr/May 2018)

1.Thegainbecomes stabilized with respect to changes in the amplifier active device parameters likeh fe.

2. The non-linear distortion reduced there by increasing the signal Handling capacity or the dynamic range of the amplifier.

25.Write conditions for a circuit to oscillator. OR State. Bar khausen criterion for sustained oscillations.(Nov/Dec-2012,2011,09), (May/June2016)(Nov/Dec-2016)(May 2017)

1.For

sustainedoscillations, the feedback

voltagemust

beinphasewith the input, i.e., total phases hift around the loop must be 0° or 360°. $2 |A\beta| = 1$

26.Mentionthe classification of oscillators.(Nov/Dec 2017)

According to the frequency determining networks,

1.RCoscillators
 2.LCoscillators
 3.Crystaloscillators

27.List the advantages of phase shift oscillator.(May/June-2012)

1. The phaseshiftoscillator does not required conductance or transformers.

2. It is suitable for the low frequency range i.e., from a few hertz to several

100 kHz.The upperfrequencyis limitedbecausetheimpedanceof RCnetwork may becomeso smallthatitloads theamplifier heavily.

28.Writethe disadvantages of Phase shift oscillator.

1.Itisnecessaryto changethe Cor R inall thethree RCnetworks simultaneouslyfor changingthefrequencyof oscillations. This ispractically difficult.

2. Itisnot suitable for high frequencies.

29.Writethe main drawback of LC oscillators.

1. The frequency stability is not very good.

2. Theyaretoo bulkyandexpensiveand cannot be used to generatelow frequencies.

30. Name types of feedback amplifiers and which type of feedback is used in oscillators (May/June-2012)

Voltage series feedback, current series feedback, voltage shunt feedback and current shunt feedback. Positive feedback used for oscillators.

31.In a Hartley oscillator, if L1=0.2mH,L2=0.3mH and C=0.003µF. Calculate the frequency of oscillations.[MAY 2012]

Given: L1=0.2mH, L2=0.3mH,C=0.003µF

To find frequency of oscillations $f=1/(2\pi\sqrt{[(L1+L2)C)}]$ by substituting f=129.949KHz

32. What are the types of sinusoidal oscillator? [or] Mention the different types of sinusoidal oscillator?

- **1.** RC phase shift Oscillator.
- 2. Wein bridge Oscillator.

- 3. Hartley Oscillator
- 4. Colpitts Oscillator
- **5.** Crystal Oscillator

33. How does a oscillator differ from an amplifier? (or) Differentiate oscillator & amplifier. [Nov/Dec 2013][Nov/Dec 2016]

Oscillators	Amplifiers
1. They are self-generating circuits.	1. They are not self-generating circuits.
They generate waveforms like	They need a signal at the input and they
sine, square and triangular	just increase the level of the input
waveforms of their own.	veform.
Without having input signal.	
2. It have infinite gain	2. It have finite gain
3. Oscillator uses positive feedback.	3. Amplifier uses negative feedback.

34.List the disadvantages of crystal Oscillator.

- It is suitable for only low power circuits
- Large amplitude of vibrations may crack the crystal.
- It large in frequency is only possible replacing the crystal with another one by different frequency.

35.In a RC phase shift oscillator if R1=R2=R3=200KΩ and C1=C2=C3=100PF. Find the frequency of oscillation? (Apr/May 2018)

Solution:

The frequency of an RC phase shift oscillator is given by

$$F_{o} = \frac{1}{2\pi RC \rightarrow \sqrt{6}}$$

$$F_{o} = \frac{1}{2\pi \times 200 \times 10^{3} \times 100 \times 10^{-12} \sqrt{6}}$$

$$F_{o} = 3.248 \text{KHZ}$$

36. A wien bridge oscillator is used for operation at 10KHz. If the value of the resistor R is 100Kohms, what is the value of C required?

Solution:

Given:

 $F = 10KHZ, R = 100K\Omega, C = ?$

The frequency of oscillation is

$$F = \frac{1}{2\pi RC}$$

$$C = \frac{1}{2\pi RF}$$

$$C = \frac{1}{2\pi \times 100 \times 10^{3 \times 10 \times 10^{3}}}$$

$$C = 1.591 \times 10^{-10} \text{ F}$$

37. Mention/List the advantages of negative feedback circuits (Nov/Dec2015), (May/June2016)

High input resistance of a voltage amplifier can be made larger

Low output resistance of a voltage amplified can be lowered

Frequency response improves

Significant improvement in the linearity of operation

The transfer gain of the amplifier with feedback can be stabilized against variation in the h parameters.

38. What is the advantage of a colpitts oscillator compared to a phase shift oscillator (Nov/Dec2015)

i) The advantage of colpitts oscillator is the frequency of oscillation is very high.

ii) We can very the frequency of oscillation.

39. An amplifier has a current gain of 240 and input impedance of 15 k Ω withoutfeedback. If negative current feedback (mi= 0.015) is applied, what will be the input impedance of the amplifier? (Nov/Dec 2017)

Solution.	Z'_{in}	=	$\frac{Z_{in}}{1+m_i A_i}$	i	
Here	Z_{in}	=	$15 k\Omega$;	$A_i = 240;$	$m_i = 0.015$
<i>.</i>	Z'_{in}	=	$\frac{1}{1+(0.01)}$	$\frac{5}{15(240)} =$	3.26 kΩ

16 Marks Q&A

1. What is meant by feedback? What are the types of feedback and effects of negative feedback ?(May/June-2012) (Nov/Dec 2017)

1.Negative feedback

If β is negative, the voltage feedback subtracts from the input yielding a lower output and reduced voltage gain. Hence this feedback is known as negative feedback.

2.Positive feedback

If the phase of the voltage feedback is such as to increase the input , then β is positive and the result is positive feedback.

Increase Stability:

The voltage gain due to a negative feedback is given by

Where A_{ν} is the voltage gain without a feedback and β is the feedback factor is due to negative feedback the gain is reduced by factor $1 + \beta A_{\nu}$

If $\beta A_v >> 1$ then $A_{vf} = \frac{A_v}{\beta A_v} = \frac{1}{\beta}$

Hence the gain of the amplifier with feedback has been stabilized against such problems as ageing of a transistor or a transistor being re-placed by a transistor with a different value of β . *Sensitivity of transfer gain:*

The fractional change in amplification with feedback divided by the fractional change without feedback is called the sensitivity of the transfer gain

From equ 1
$$\frac{dA_{vf}}{dA_v} = \frac{(1+\beta A_v) - A_v \beta}{(1+\beta A_v)^2} = \frac{1}{(1+\beta A_v)^2}$$

 $\frac{dA_{vf}}{dA_v} = \frac{1}{((1+\beta A_v)^2)}$
 $dA_{vf} = \frac{dA_v}{(1+\beta A_v)^2}$

Dividing both side by A_{vf}

$$\frac{dA_{vf}}{A_{vf}} = \frac{dA_v}{((1+\beta A_v)^2).A_{vf}}$$

Instead of A_{vf} sub $\frac{A_v}{1+\beta A_v}$ in above equation

$$\frac{dA_{vf}}{A_{vf}} = \frac{dA_v}{((1+\beta A_v)^2).\left(\frac{A_v}{1+\beta A_v}\right)}$$
$$= \frac{dA_v}{A_v(1+\beta A_v)}$$

Taking absolute value of the resultant equation we get

$$\frac{dA_{vf}}{A_{vf}} = \frac{1}{|1+\beta A_v|} \left| \frac{dA_v}{A_v} \right| \dots \dots \dots 3$$

The desensitivity is reciprocal of sensitivity. Hence

Frequency distortion

From equ 1 we find that for a negative feedback amplifier having $A_{\nu\beta} >> 1$ the gain withfeedback is $A_{\nu f} = 1/\beta$. If the feedback network does not contain any reactive elements the gain is not function of frequency.

Reduction in noise

There are many sources of noise is an amplifier. If the noise present at the output is N and the amplifier gain is A. then the noise present in the amplifier with negative feedback is $N1 = \frac{N}{1 + \beta A_{v}}.$

Reduction in distortion

Let us assume that the distortion in the absence of feedback is D. Because the effect of feedback the distortion present at the input is equal to

$$D_f = \frac{D}{1 + \beta A_v}$$

Bandwidth

If the bandwidth of an amplifier without feedback is given by $Bw_f=BW(1+\beta A_v)$

In curve a source the frequency response of an amplifier without feedback when a negative feedback is introduced the gain of the amplifier decreases.



Frequency response of an amplifier with and without feedback

Obtain curve C. from fig we can observe that there is decrease in the lower cutoff frequency and increase in upper cutoff frequency hence the bandwidth increases. Therefore β increases Bandwidth also increases

Loop Gain

A loop gain is used to describe the product of voltage gain A_v and feedback factor β . The amount of feedback introduced into an amplifier may be expressed in decibels according to the following definition.

F=feedback in db

$$= 20\log \frac{A_{\nu f}}{A_{\nu}}$$
$$= 20\log \frac{1}{1 + \beta A_{\nu}}$$

2. Explain the types of feedback amplifier(May 2017)

Feedback amplifier, the output signal sampled may be either voltage or current and sampled signal can be mixed either is series or in shunt with the input

The four types of amplifiers, they are

- i. Voltage series feedback amplifier(Nov/Dec 2016)(May 2017)
- ii. Current Series Feedback Amplifier (Series Series)
- iii. Current Shunt Feedback Amplifier (Series Series)(May 2017)
- iv. Voltage Shunt Feedback Amplifier (Shunt Shunt)

i)Voltage Series Feedback Amplifier (Series Shunt)

It is also called Series - Shunt feedback and voltage amplifier



Gain

Output Impedance $V_0=R_0I_0 + AV_i$ and $V_i = V_S - V_F$ When V_S is transferred to output side $V_s=0$, $V_i = -V_F = -\beta V_0$ $\begin{array}{c} Therefore V_0 = R_0 I_0 - A\beta V_0 \\ V_0 \left(1 + A\beta\right) = R_0 I_0 \\ V_0 \ / \ I_0 = R_0 / \ (1 + A\beta) \end{array}$

 $Z_{o}=R_{0}/(1+A\beta)$

ii)Voltage Shunt Feedback Amplifier (Shunt Shunt)

It is also called Shunt – Shunt and trans resistance amplifier



Gain

 $\begin{array}{lll} A_F = V_0/I_s &, \ A_F = V_0/I_i & \mbox{Put} \ I_s = I_i + I_f = I_i + \beta V_o = I_i + A\beta I_i = I_i (1 + A\beta) \\ A_F = V_0/I_i (1 + A\beta) & \mbox{Also}, \ V_0 = AI_i \\ A_F = AI_i & / I_i (1 + A\beta) & \mbox{W.K.T}, \ A = V_0/I_i & \mbox{P} = I_F / V_0 - - - - \mbox{Without feedback} \\ \mbox{Therefore the gain of the amplifier without feedback is reduced by a factor of } (1 + A\beta) & \mbox{because of the feedback}. \end{array}$

Input impedance: = $V_i/I_S = V_i/I_i + I_F = V_i/I_i + \beta V_0 = V_i/I_i + A\beta I_i$ $Z_{if} = V_i/I_i (1 + A\beta) = Z_i / (1 + A\beta)$

The input impedance is reduced by the factor $(1+A\beta)$ for both series, shunt feedback connections.

Output Impedance: $V_0 = R_0 I_0 - A I_i = R_0 I_0 - A I_F$

$$\begin{split} I_i &= I_s - I_F, \text{If } I_s \text{ is transferred to output side } I_s = 0. \quad \text{Therefore, } I_i = \text{-} \ I_F \\ \text{Therefore, } V_0 &= R_0 I_0 - A\beta V_0 \\ V_0 &+ A\beta V_0 = R_0 I_0 \\ V_0 &(1 + A\beta) = R_0 I_0 \\ V_0 &/ \ I_0 = R_0 / (1 + A\beta) \text{ or } Z_{of} = V_0 / I_0 = R_0 / (1 + A\beta) \end{split}$$

iii)Current Shunt Feedback Amplifier (Series Series)

In which the output current is taken as feedback parameter and fed inparallel with the input circuit. Thus it is called as Current Shunt Feedback configuration. In this configuration the output parameter is I_0 and the input parameter is I_i . And the ratio of I_0 / I_i becomes current gain thus, this configuration behaves like a "current amplifier" (i.e) It amplifies the input current at the output.



Gain:

 $\begin{array}{l} \mbox{Amplifier Gain A= V_0 / I_i} \\ \mbox{Feedback factor } \beta = I_F / I_0 \\ \mbox{I_s = I_i + I_F} \quad , I_F = \beta I_0 \mbox{ and } I_0 = AI_i \\ \mbox{Gain of amplifier with feedback } A_F = I_0 / I_s \ = I_i \mbox{ A} / I_i + I_F = I_i \mbox{ A} / I_i + \beta I_0 = I_i \mbox{ A} / I_i + \beta AI_i \\ \mbox{ } A_F = A / \ 1 \pm \beta A \end{array}$

Input impedance:



$$\begin{split} I_s &= I_i + I_F = V_i / R_i + \beta I_o = V_i / R_i + A\beta I_i \\ I_s &= V_i / R_i + A\beta V_i / R_i = = V_i / R_i \ (1 + A\beta) \\ \text{Input Resistance of the amplifier with feedback } R_{if} &= V_i / I_s = R_i \ / \ (1 + A\beta) \end{split}$$

Output Impedance: $I_s = I_i + I_F$ or $I_i = I_s$ - I_F

 $I_{s}\!=\!0$, because the source is transferred to the output side to calculate the output impedance.

$$\begin{split} I_0 = & AI_i + V_0 / R_0 = & V_0 / R_0 - AI_F = V_0 / R_0 - A\beta I_0 \quad \text{or} \\ & V_0 / R_0 = (1 + A\beta) \quad \text{or} \quad R_F = & V_0 / R_0 = R_0 (1 + A\beta) \end{split}$$

Thus the output impedance increased by $(1+A\beta)$

iv)Current Series Feedback Amplifier (Series Series)

It is also called as Series – Series and Trans conductance amplifier.



✓ The input Voltage is proportional to the output current which is feedback negatively to the input in series to the voltage source. So it act as a trans conductance amplifier.

Gain

$$R_i \gg R_s, \qquad \qquad R_0 \gg R_L, I_0 = I_L$$

 $V_S \,{=}\, V_i + V_F$

 $\begin{array}{l} \mbox{Therefore, } A_F = I_0 \ / \ V_0 = I_0 \ / \ V_i + V_F = = A V_i \ / \ V_i + V_F = A V_i \ / \ V_i + \beta I_0 = A V_i \ / V_i + A \beta V_i \\ A_F = A V_i \ / V_i (1 + A \beta) \ = A \ / \ (1 + A \beta) \end{array}$

Input impedance:



$$\begin{split} V_S = I_i R_i + V_F = I_i R_i + \beta I_0 \ = I_i R_i + A \beta V_i = I_i R_i + A \beta I_i R_i = I_i R_i + A \beta I_i R_i = I_i R_i \ (1 + A \beta) \\ V_S / I_i = R_i \ (1 + A \beta) \end{split}$$

Therefore input impedance increased by the factor $(1 + A\beta)$

Output impedance: Source voltage is transferred to output terminal with V_S shorted.

 $V_S = 0$ Therefore Resulting in a current I_0 into the circuit.

$$V_{S} = V_{i} + V_{F} \text{ if } V_{S} = 0 \text{ then } V_{i} + V_{F} = 0$$

$$V_{i} = -V_{F}$$

$$I_{0} = AV_{i} + V_{0} / Z_{0} = -AV_{F} + V_{0} / Z_{0} = -A\beta I_{0} + V_{0} / Z_{0}$$

$$I_{0} + A\beta I_{0} = V_{0} / Z_{0}$$

$$I_{0}(1 + A\beta) = V_{0} / Z_{0}$$

$$Z_{oF} = V_{0} / I_{0} = Z_{0} (1 + A\beta)$$

Thus the output impedance is increased by the factor $(1+A\beta)$.

3. With a neat sketch explain the working of an RC phase shift oscillator.(NOV/DEC 2012), (May/June2016,Nov/Dec 2017)

- \checkmark In this oscillator, total oscillation is 360 degree.
- ✓ Transistor produce 180° and RC element produce phase shift 180°.



Transistor acts as amplifier produce 180° phase shift.

Construction:

- \checkmark Transistor Q is an active element which is used as a amplifier produces 180° phase shift.
- ✓ RC ($R_1 = R_2 = R_3 = R$, $C_1 = C_2 = C_3 = C$) are the passive elements used for feedback network produce 180° phase shift.
- ✓ It has 3 stages each stage produce 60° phase shift.
- ✓ Feedback signal output is coupled through coupling capacitor.
- ✓ R_5 , R_4 act as potential divider.
- \checkmark R_E, C_E = emitter resistance and bypass capacitor used for temperature stability.
- $\checkmark~V_{CC}$ is a biasing voltage for providing proper biasing.

Working:

- \checkmark It operates on the principle of RC oscillator.
- \checkmark Noise voltage produced by free electrons is initially amplified by amplifier.
- ✓ The amplified noise voltage is feedback to base to emitter terminal of active transistor through R and C.
- ✓ This makes gain transistor in conduction. Hence all amplified voltages are feedback through R and C. Hence it decays (due to dissipation) and reduces the conduction due to discharging of capacitor in feedback network.
- \checkmark It is used to sustain cycles of variation in collector current between saturation and cut off.
- ✓ To produce 180° Phase shift during saturation and cut off conditions and feedback network produces another network 180° phase shift.
- ✓ Frequency of oscillation $f_0 = 1 / 2\Pi \sqrt{6RC}$

Deviation of frequency of oscillation



$$\begin{split} A_v V_{b} &- I_1 * 1 / j \omega C_1 - (I_1 - I_2) R_1 = 0 \\ A_v V_{b} &- I_1 * 1 / j \omega C_1 - I_1 R_1 + I_2 R_1 = 0 \\ A_v V_{b} &- I_1 (1 / j \omega C_1 + R_1) + I_2 R_1 = 0 \\ A_v V_{b} &= I_1 (1 / j \omega C_1 + R_1) - I_2 R_1 \\ \text{Similarly, } 0 - R_2 * 1 / j \omega C_2 - (I_2 - I_3) R_2 - (I_2 - I_1) R_1 = 0 \\ -I_2 * 1 / j \omega C_2 - I_2 R_2 + I_3 R_2 - I_2 R_1 + I_1 R_1 = 0 \\ -I_2 (1 / j \omega C_2 + R_2 + R_1) + I_3 R_2 + I_1 R_1 = 0 \\ -I_1 R_1 + I_1 [1 / j \omega C_2 + R_2 + R_1) - I_3 R_2 = 0 \\ \text{Similarly, } -I_3 (1 / j \omega C_3) - I_3 R_2 + R_2 (I_3 - I_2) = 0 \\ -I_3 (1 / j \omega C_3 + R_3 + R_2) + I_2 R_2 = 0 \\ 0 = -I_2 R_2 + I_3 [1 / j \omega C_3 + R_3 + R_2) \end{split}$$

$$\begin{array}{l} \mbox{If } R_1 = R_2 = R_3 = R & \mbox{the } C_1 = C_2 = C_3 = C \\ A_v V_b = I_1 [R + 1/] - I_2 R \\ 0 = -I_1 R + I_2 [2R + 1/j\omega C] - I_3 R \\ 0 = -I_2 R + I_3 [2R + 1/j\omega C] \\ -R & 2R + 1/j\omega C & -R & 0 \\ 0 & -R & 2R + 1/j\omega C \\ 0 & -R & 2R + 1/j\omega C \\ -R & 2R + 1/j\omega C \\ (2R + 1/j\omega C)^2 - R^2] + R[-R(2R + 1/j\omega C)] \\ \Delta = R + 1/j\omega C [(2R + 1/j\omega C)^2 - R^2] + R^2 [-R(2R + 1/j\omega C)] \\ \Delta = (R + 1/j\omega C) (2R + 1/j\omega C)^2 - R^2 (R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ \Delta = (R + 1/j\omega C) (2R + 1/j\omega C)^2 - R^2 (R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ -R & 2R + 1/j\omega C & 0 \\ 0 & -R & 0 \\ \end{array} \right] = A_v V_b R^2 \\ A I_3 = \begin{bmatrix} R + 1/j\omega C & -R & A_v V_b \\ -R & 2R + 1/j\omega C \end{pmatrix} (2R + 1/j\omega C)^2 - R^2 (R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ -R & 2R + 1/j\omega C \end{pmatrix} (2R + 1/j\omega C)^2 - R^2 (R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ The output voltage is taken by, I_8 * R \\ V_b = A_v V_b R^3 / (R + 1/j\omega C) (2R + 1/j\omega C)^2 - R^2 (R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ Take denominator, = (R + 1/j\omega C) (2R + 1/j\omega C)^2 - R^2 (2R + 1/j\omega C) - R^2 (2R + 1/j\omega C) \\ = (R + 1/j\omega C) (4R^2 + 1/j^2 \omega^2 C^2 + 2*2R^* R^2 * 1/j\omega C) - 2R^3 - R^2/j\omega C - R^3 - R^2/j\omega C) \\ = 4R^3 + R/j^2 \omega^2 C^2 + 4R/j^2 \omega^2 C^2 + 1/j^3 \omega^3 C^3 \\ = R^3 + 6R^2/j\omega C + SR/j^2 \omega^2 C^2 + 1/j^3 \omega^3 C^3 \\ Therefore, V_b = A_v V_b R^3/R^3 + 6R^2/j\omega C + 5R/(j\omega C)^2 + 1/(j\omega C)^3 \\ Dividing the denominator by R_3 \\ V_b = A_v V_b R^3/R^3 (1 + 6/j\omega C + 5/(j\omega C)^2 + 1/(j\omega C)^3 \\ Dividing the denominator by R_3 \\ V_b = A_v V_b R^3/R^3 (1 + 6/j\omega C + 5/(j\omega C)^2 + 1/(j\omega C)^3 \\ To find the frequency of Oscillation, making imaginary part = 0 \\ 6/j\omega CR + 1/(\omega CR)^3 = 0 \\ 6/\omega CR = 1/(\omega CR)^3 (1 + 6/j\omega C)^2 \\ F^2 = 1/6(RC)^2 \\ F^2 = 1/6(RC)^2 \\ F^2 = 1/6(RC)^2 \\ F^2 = 1/6(RC)^2 ; F = \sqrt{\frac{1}{2\Pi^2 + 6(RC)^2}}; F = \frac{1}{2\pi R c \sqrt{6}} \\ \end{array}$$

Advantages:

- \checkmark Pure Sine wave output.
- ✓ Suits below 10 KHz.

р

р

✓ Inductor Cheap.

Disadvantages:

 \checkmark Not suited for variable Frequency.

- ✓ Distortion level \approx 5% in the output signal.
- ✓ Need high β value transistor to overcome loss in RC network section.

Applications

- \checkmark It is particularly useful for generating signals in the audio frequency range
- ✓ It generate fixed spot frequencies

4.Write a short note on LC oscillator (NOV/DEC 2012)

The general form of an LC oscillator is shown in fig Active devices such as BJT, FET and operational amplifier can be used in the amplifier section the amplifier produce a phase shift of 180° with in gain Ar.

The feedback network consists of reactive elements Z1,Z2,and Z3 produces a phase shift of 180° the equivalent circuit of LC oscillator is drawn assuming that the amplifier is a BJT amplifier







Load Impedance:

$$\begin{split} &Z_L = Z_2 \parallel (Z_3 + Z_1 \parallel h_{ie}) = Z_2 \parallel [(Z_3 + Z_1 h_{ie}/Z_i + h_{ie})] \\ &Z_L = \ Z_2 * [Z_3 + (Z_1 h_{ie}/Z_1 + h_{ie})] \ / \ Z_2 + [Z_3 + (Z_1 h_{ie}/Z_1 + h_{ie})] \\ &Z_L = Z_2 * [(Z_3(Z_1 + h_{ie}) + Z_1 h_{ie})/Z_1 + h_{ie})] \ / \ Z_2 + [(Z_3(Z_1 + h_{ie}) + Z_1 h_{ie})/Z_1 + h_{ie})] \end{split}$$

 $Z_{L} = Z_{2} * [(Z_{3}(Z_{1} + h_{ie}) + Z_{1}h_{ie})/Z_{1} + h_{ie})] / Z_{2} + [(Z_{3}(Z_{1} + h_{ie}) + Z_{1}h_{ie})/Z_{1} + h_{ie})]$ $Z_{L} = \left[Z_{2} * (Z_{3}(Z_{1} + h_{ie}) + Z_{1}h_{ie}) / Z_{2}\right] / \left[Z_{2} * (Z_{1} + h_{ie}) + Z_{3} (Z_{1} + h_{ie}) + Z_{1}h_{ie})\right]$ $Z_L = Z_2 * (Z_3Z_1 + Z_3h_{ie} + Z_1h_{ie}) / h_{ie} (Z_1 + Z_2 + Z_3) + Z_1 Z_2 + Z_1 Z_3$ Voltage gain of CE Amplifier, $A_v = - h_{fe}Z_L / h_{ie}$ Where, h_{fe} = forward current gain $h_{ie} = input impedance$ The output Voltage between the terminal 2 & 3 is $V_0 = [Z_3 + (Z_1h_{ie}/Z_1 + h_{ie})]$ I₁ $V_0 = [Z_3 (Z_1 + h_{ie}) + (Z_1 h_{ie}) / Z_1 + h_{ie}] * I_1$ Feedback Voltage: $V_f = (Z_1 || h_{ie}) I_1 = [(Z_1 h_{ie}) / Z_1 + h_{ie}] * I_1$. Feedback Factor: $\beta = V_f / V_0 = [(Z_1 h_{ie}) / Z_1 + h_{ie}] * I_1 / [Z_3 (Z_1 + h_{ie}) + (Z_1 h_{ie}) / Z_1 + h_{ie}] * I_1$ $= [(Z_1h_{ie}) / Z_1 + h_{ie}] / [(Z_3Z_1 + h_{ie}(Z_3 + Z_1)) / Z_1 + h_{ie}]$ $\beta = Z_1 h_{ie} / (Z_3 Z_1 + h_{ie}(Z_3 + Z_1))$ $A_V\beta=1$, = $[-Z_L h_{fe} / h_{ie}] * [Z_1 h_{ie} / Z_3 Z_1 + h_{ie} (Z_3 + Z_1)] = 1$ $[-h_{fe} / h_{ie}] * [Z_2(Z_1Z_3 + Z_3h_{ie} + Z_1h_{ie}) / h_{ie} (Z_1 + Z_2 + Z_3) + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_1 Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + h_{ie}(Z_1 + Z_2 + Z_3)] + Z_1 Z_2 + Z_2 + Z_3] + Z_1 Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + Z_3] + Z_1 Z_2 + Z_3] + Z_1 Z_2 + Z_3] + Z_2 + Z_3] * [Z_1h_{ie} / Z_1Z_3 + Z_3] + Z_1 Z_2 + Z_3] + Z_1 Z_2 + Z_3] + Z_2 + Z_3] + Z_2 + Z_3] + Z_2 + Z_3] + Z_3 + Z_3 + Z_3] + Z_3] + Z_3 + Z_3] + Z_3] + Z_3 + Z_3] + Z_3 + Z_3] + Z_3 + Z_3] + Z_3 + Z_3] + Z_3] + Z_3 + Z_3] + Z_3] + Z_3 + Z_3] + Z_3] + Z_3 + Z_3] + Z_3] + Z_3] + Z_3] + Z_3] + Z_3] + Z_3]$ Z_3]=1 $\left[(-h_{fe} Z_1 h_{ie})/(h_{ie} (Z_1 Z_3 + Z_3 h_{ie} + Z_1 h_{ie}))\right] * \left[(Z_2 Z_1 Z_3 + Z_3 Z_2 h_{ie} + Z_1 Z_2 h_{ie})/(h_{ie} Z_1 + h_{ie} Z_2 + h_{ie} Z_3 + Z_3 A_1 h_{ie})\right]$ $Z_1 Z_2 + Z_1 Z_3$]=1 $\left[-h_{fe}Z_{2}(Z_{1}Z_{3}+Z_{3}h_{ie}+Z_{1})*Z_{1}\right] / \left\{\left[(h_{ie}(Z_{1}+Z_{2}+Z_{3})+Z_{1}Z_{2}+Z_{1}Z_{3})\right][Z_{1}Z_{3}+Z_{3}h_{ie}+Z_{1}h_{ie})\right]\right\} = 1$ $h_{fe}Z_{2}Z_{1} = -(h_{ie}(Z_{1} + Z_{2} + Z_{3})) / \{[(h_{ie}(Z_{1} + Z_{2} + Z_{3}) + Z_{1}Z_{2} + Z_{1}Z_{3})][Z_{1}Z_{3} + Z_{3}h_{ie} + Z_{1}h_{ie})]\} = 1$ $h_{fe}Z_2Z_1 + h_{ie}(Z_1 + Z_2 + Z_3) + Z_1Z_2 + Z_1Z_3 = 0$ $(1+h_{fe})Z_2Z_1+h_{ie}(Z_1+Z_2+Z_3)+Z_1Z_3=0$

5.Draw the circuit diagram of Hartely oscillators & derive its frequency of oscillation & condition for sustained oscillations.(May 2017,MAY 2018)

Hartley oscillator is the type of LC oscillators.



Construction:

 \checkmark Q - acts as an amplifier.

- ✓ L₁, L₂,C tank circuit which is used for producing oscillations and it acts as a potential divider
- ✓ R_1 & R_2 acts as potential divider
- ✓ R_E & C_E Emitter Resistance & Bypass capacitor. C_C Coupling capacito
- \checkmark
- ✓ Radiofrequency choke is connected between collector and vcc supply. It blocks a.c and allows d.c

Operation:

- ✓ When the circuit is turned ON, the capacitor is charged. When this capacitor is fully charged, then it starts to discharge through inductor coil L_1 and L_2 .
- ✓ Then it sets up oscillation of frequency. The output voltage across L_1 and feedback voltage across L_2 . Hence it forms Voltage divide (i.e) $L_1 L_2$.
- \checkmark The feedback is properly phased to produce the continuous un damped oscillations.
- ✓ The Q_1 produce 180° phase shift and L_1 , L_2 & C produce 180° phase shift.

The feedback network forms L₁, L₂& C



The feedback voltage appears across L_2 and output voltage across L_1 . Therefore feedback fraction, $m_v = V_f / V_{out} = XL_2 / XL_1 = L_2 / L_1$

The General form of equation

$$\begin{aligned} h_{ie} &(Z_1 + Z_2 + Z_3) + Z_1 Z_2 (1 + h_{fe}) + Z_3 Z_1 = 0 \\ Z_1 = j\omega L_1 & Z_2 = j\omega L_2 & Z_3 = 1/j\omega C \\ h_{ie} (j\omega L_1 + j\omega L_2 + 1/j\omega C) + j\omega L_1 * j\omega L_2 (1 + h_{fe}) + j\omega L_1 * 1/j\omega C = 0 \\ -\omega^2 L_1 L_2 (1 + h_{fe}) + h_{ie} (j\omega L_1 + j\omega L_2 + 1/j\omega C) + L_1 / C = 0 \\ Equating imaginary parts to Zero, $\omega L_1 + \omega L_2 - 1/\omega C = 0 \\ \omega L_1 + \omega L_2 = 1/\omega C \\ \omega^2 = \frac{1}{C (L_1 + L_2)} \\ \omega = \frac{1}{\sqrt{c(L_1 + L_2)}} \\ \omega = \frac{1}{\sqrt{c(L_1 + L_2)}} \end{aligned}$
where $\omega = 2\Pi f$$$

$$\mathbf{f} = \frac{1}{2\Pi\sqrt{c(L_1+L_2)}}$$

ii) Equating Real part to Zero.

$$-(1+h_{fe})\omega^{2}L_{1}L_{2} = -L_{1}/C$$
$$(1+h_{fe})\omega^{2}L_{1}L_{2} = L_{1}/C$$

W.K.T,

$$\omega^{2} = \frac{1}{C (L_{1} + L_{2})}$$

$$(1 + h_{fe}) \frac{L_{1} L_{2}}{C (L_{1} + L_{2})} = \frac{L_{1}}{C}$$

$$(1 + h_{fe}) = \frac{L_{1} (L_{1} + L_{2})}{L_{1} L_{2}}$$

$$= \frac{L_{1}}{L_{2}} + \frac{L_{2}}{L_{2}}$$

$$(1 + h_{fe}) = \frac{L_{1}}{L_{2}} + 1$$

$$h_{fe} = \frac{L_{1}}{L_{2}}$$

Advantage:

✓ Extremely pure sine wave output

Dis Advantage:

- \checkmark Two inductive reactances are used. So it is costlier
- ✓ Frequency stability poor

6.Explain the Construction and working of colpitt's oscillator and derive the expression for frequency of oscillation.(May-2018)

Colpitt's having tapped capacitance instead of tapped inductance.



Construction:

✓ Q – Produce 180° phase shift

- ✓ Tank circuit produce 180° phase shift
- ✓ $R_3 C_E$ Biasing Stabilization Resistance
- ✓ R_1R_2 Voltage divider across V_{cc} for providing base bias.
- ✓ C_1 & C_2 Two series capacitors from the voltage divider for providing the feedback voltage.
- ✓ C₁& C₂, L- Produce 180° phase shift.

Operation:

- ✓ When V_{cc} is given a sudden change of collector current excites the tankcircuit and produces oscillations.
- \checkmark The voltage in collector terminal is feedback to input through C₁& C₂, L.
- \checkmark It produce sustained oscillation which is amplifying action of the transistor.
- ✓ Transistor produce 180° phase shift.



Feedback function $m_V = V_f / V_o = XC_2 / XC_1 = C_2 / C_1$

Analysis:

General form of equation. $(1+h_{fe})Z_2Z_1+h_{ie}(Z_1+Z_2+Z_3)+Z_1Z_3=0$ $Z_1 = 1/j\omega C_1$; $Z_2=1/j\omega C_2$; $Z_3=j\omega L$ $(1+h_{fe})(1/j\omega C_1 * 1/j\omega C_2) + h_{ie}(1/j\omega C_1 + 1/j\omega C_2 + j\omega L) + 1/j\omega C_1 * j\omega L = 0$ $(1+h_{fe})(-1/\omega C_1 C_2) + h_{ie}(1/j\omega C_1 + 1/j\omega C_2 + j\omega L) + L/C_1 = 0$ Equating imaginary parts, $h_{fe}(-1/\omega C_1 - 1/\omega C_2 + \omega L) = 0$

$$-\frac{1}{(\omega c_1)} - \frac{1}{(\omega c_2)} + \omega L = 0$$
$$-\frac{1}{(\omega c_1)} - \frac{1}{(\omega c_2)} = -\omega L$$

$$-\left(\frac{1}{(\omega c_1)} + \frac{1}{(\omega c_2)}\right) = -\omega L$$
$$\frac{-1}{(\omega)}\left[\frac{1}{(c_1)} + \frac{1}{(c_2)}\right] = -\omega L$$
$$\frac{1}{(\omega)}\left[\frac{1}{(c_1)} + \frac{1}{(c_2)}\right] = \omega L$$
$$\left[\frac{1}{(c_1)} + \frac{1}{(c_2)}\right] = \omega^2 L$$

$$\frac{1}{L} \left[\frac{1}{(c_1)} + \frac{1}{(c_2)} \right] = \omega^2$$
$$\omega = \sqrt{\frac{1}{L} \left[\frac{1}{(c_1)} + \frac{1}{(c_2)} \right]}$$

wkt $\omega = 2\Pi f$ Therefore

$$f = \frac{1}{2\Pi\sqrt{L(C_{eq})}}$$

Where, $C_{eq} = C1 || C2 = C_{eq} = \frac{C_1 C_2}{(c_1 + c_2)}$

Equating real parts,

 $-(1+h_{fe})1/\omega^2C_1C_2 + L/C_1 = 0$

$$\frac{(1+hfe)}{\omega^2 C_1 C_2} = \frac{L}{C_1}$$

$$(1+h_{fe}) \quad \omega^2 C_1 C_2 = \frac{L}{C_1}$$

$$(1+h_{fe}) \quad \frac{L(C1 C2)}{C1C2(C1+C2)} = \frac{L}{C_1}$$

$$1+h_{fe} = \frac{C1+C2}{C_1}$$

$$h_{fe} = 1 + (C_2 / C_1) - 1$$

$$h_{fe} = \frac{C_2}{C_1}$$

Advantage:

✓ Extremely pure sine wave output

Dis Advantage:

✓ Frequency stability poor

7. Draw the circuit of Wein bridge oscillator using BJT show that the gain of the amplifier must be atleast 3 for the oscillator to occur.(Nov/Dec2015)(Nov/Dec2016)

Or

Design an oscillator to operate at a frequency of 10 khz which gives an extremely pure sine wave output, good frequency stability and highly stabilized amplitude. Discuss the operation of this oscillator as an audio signal generators.(May 2017,DEC-2017)

Circuit diagram:

It is a low frequency (50Hz to 500KHz) low distortion easily tunable, high purity sine wave output.

Circuit Diagram:



Construction:

- ✓ Q_1 = acts as an amplifier & Q_2 = Phase shifting
- ✓ RC components forms bridge& acts as a feedback network called Wein Bridge network.
- ✓ The Q₁ provide 180 ° phase shift and Q₂ provide 180 ° phase shift.
- \checkmark C_C = for coupling, R_E, C_E are emitter Resistance and bypass capacitor.

Operation:

- ✓ This is based on RC oscillation principle due to noise voltage in RC network, any change in base of transistor Q₁ can start oscillations. Suppose the base current of Q₁ is increased, It is equivalent to applying a positive going signal to transistor Q₁.
- ✓ Due to noise signal in RC network, an amplifier amplify but phase shifted signal is possible and it will appear at the collector of transistor Q_1 with phase shift of 180°.
- ✓ This is applied to base of Q_2 by coupling capacitor. The output of the transistor Q_2 two phase reversed signal applied.
- ✓ A Part of this feedback signal is applied to emitter resistance R_3 Where it produce degenerative effect.
- ✓ Similarly part of the input is applied across the base bias resistor R₁,where it produce regenerative effect.
- ✓ The effect of regeneration is higher than degenerative effect in order to maintain continuous oscillation.

Disadvantages:

 \checkmark Output depends on discrete components.

Analysis for frequency of oscillation:

Under Balanced Condition, $I_1 = I_3$; $I_2 = I_4$ Similarly, $E_{ab} = E_{ad}$; $E_{bc} = E_{cd}$ $Z_2 = R_2 + 1/j\omega C_2$ $Z_1 = R_1 Parallel C_1$ $Z_3 = R_3$ $Z_4 = R_4$ $I_1 = I_3 = E / Z_1 + Z_3$ $I_2 = I_4 = E / Z_2 + Z_4$ $I_1Z_1 = I_2Z_2$ $[E_{ab} = E_{ad}]$ $[E / (Z_1 + Z_3)]Z_1 = [E / (Z_2 + Z_4)]Z_2$ $[Z_1/(Z_1 + Z_3)] = [Z_2/(Z_2 + Z_4)]$ $Z_1(Z_2 + Z_4) = Z_2(Z_1 + Z_3)$ $Z_1Z_2 + Z_4Z_1 = Z_1Z_2 + Z_3Z_2$ $Z_4Z_1 = Z_3Z_2$ $Z_1 = R_1 \parallel C_1 = R_1 * (1/j\omega C_1) / R_1 * (1/j\omega C_1)$ $Z_2 = R_1 + 1/j\omega C_2$ $Z_3 = R_3$ $Z_4 = R_4$ $[(R_1+1/j\omega C_1)/(R_1+1/j\omega C_1)]*R_4 = [(R_2+1/j\omega C_2)]*R_3$ $[(R_1/j\omega C_1) / (R_1j\omega C_1 + 1/j\omega C_1)] * R_4 = [(R_2j\omega C_2 + 1/j\omega C_2)] * R_3$ $[(R_1R_4/1+j\omega C_1R_1) = [(R_2j\omega C_2+1)*R_3/j\omega C_2]$ $(R_1R_4/R_3) = [(R_2j\omega C_2+1)*(R_1j\omega C_1+1)/j\omega C_2]$ $(R_1R_4/R_3) = [1+R_2j\omega C_2 + R_1j\omega C_1 + j^2\omega^2 R_1C_1R_2C_2 / j\omega C_2]$ $(R_1R_4/R_3) = [(1+R_2j\omega C_2 + R_1j\omega C_1 + j^2\omega^2 R_1C_1R_2C_2)*1/j\omega C_2]$ $(R_1R_4/R_3) = (1/j\omega C_2) + (j\omega C_2R_2/j\omega C_2) + (j\omega R_1C_1/j\omega C_2) - (\omega^2 R_1C_1R_2C_2/j\omega C_2)$ $(-R_1R_4/R_3) = (1/j\omega C_2) + (R_2) + (R_1C_1/C_2) - (\omega R_1C_1R_2/j)$ $(-R_1R_4/R_3) + (1/j\omega C_2) + (R_2) + (R_1C_1/C_2) - (\omega R_1C_1R_2/j) = 0$ $(1/j\omega C_2) + (R_2) + (R_1C_1/C_2) + (j\omega R_1C_1R_2) - (R_1R_4/R_3) = 0$ Take imaginary part to get frequency of oscillation. $-1/\omega C_2 + \omega R_1 C_1 R_2 = 0$

 $ωR_1C_1R_2 = 1/ωC_2$ Assume, $R_1 = R_2 = R$; $C_1 = C_2 = C$ but the ratio of **resistors R₃/R₄=2** (2Πf)² = 1/R² C² Therefore,

$$f = \frac{1}{2\pi Rc}$$

• Phase shift by the feedback network. To satisfies barkhusan criterion for sustained oscillation

 $|A\beta| = 1 \text{ and } |A| = \frac{1}{\beta}$ $|A| = \frac{1}{\frac{1}{3}}, \text{ therefore } |A| = 3$

• This is the required gain of the amplifier stage without any phase shift.

Advantage:

- ✓ Extremely pure sine wave output
- ✓ Good frequency stability

Dis Advantage:

- \checkmark The circuit components are more
- ✓ Output depends on discrete components.

Application

✓ Very useful in variable frequency operation

Design for the frequency of 10 kHZ

Given f₀=10Khz

Assume R=100 KΩ

therefore C is found by

$$f = \frac{1}{2\pi Rc}$$

$$C = \frac{1}{2\pi Rf} = \frac{1}{2 \times 3.14 \times 10 \times 10^3 \times 100 \times 10^3} = 159 \text{ p F}$$

8. Write a short note on crystal oscillator. (May/June-2012), (Nov/Dec2015)

- \checkmark It is a tuned oscillator.
- ✓ It uses piezo electric crystal as a resonant tank circuit.
- ✓ It is made up of Quartz material.

Principle:

It produce oscillation based on piezo – electric effect. When a AC voltage across quartz material crystal, it vibrates at the frequency of the applied voltage, also it a mechanical force is applied to vibrate.



A Piezo electric crystal: (a) Symbol (b) Electrical equivalent circuit, and (c) The reactance function when R = 0

- \checkmark When crystal is not vibrating means acts as a capacitor C₂.
- \checkmark When crystal is vibrating means acts as a tank circuit of R, L, C.
- ✓ Series resonant frequency occurs when $X_L = X_{c1}$
- ✓ Impedance of equivalent circuit = Resistance R Series resonance $F_S = 1/2\Pi \sqrt{LC_1}$

Reactance of $R-L-C_1 = XC_2$

✓ At this frequency, The crystal offers a very high impedance. Parallel resonance. $F_P = 1/2\Pi \sqrt{LC_1}$ C=C₁C₂/C₁+C₂

Circuit Diagram:



- ✓ Transistor Q acts as an amplifier and it produce 180° phase shift.
- ✓ R_1 , R_2 , R_E provides voltage divider stabilized DC bias circuit.
- ✓ C_E By pass capacitance.

Operation:

- \checkmark This is called series resonant crystal oscillator.
- ✓ Crystal impedance is the smallest and the amount of positive feedback is the largest voltage signal feedback from the collector to base is maximum when the crystal impedance is minimum.
- ✓ If there is any change in supply voltages & transistor parameters have no effect on the circuit operating frequency.

$F_S = 1/2\Pi\sqrt{LC}$

Parallel Resonant Crystal Oscillator:

- ✓ Transistor Q acts as an amplifier.
- ✓ R_1 , R_2 , R_E provides voltage divider and stabilization.
- ✓ C_E Provides By pass capacitance for R_E .
- ✓ C_1 , C_2 Capacitor Voltage divider.



Operation:

- ✓ At a slightly higher frequency the net reactance of branch R-L-C (Crystal) becomes inductive and equal to X_{cm} . Crystal acts as a parallel resonant circuit. For this condition, the crystal offers a very high impedance.
- \checkmark The frequency at which vibrating crystal behaves a parallel resonant circuit.
- ✓ When supply is given, the capacitor in tank circuit long with crystal gets fully charged and it produces oscillation through crystal feedback network with piezo-electric effect concept.
- ✓ The frequency of oscillation is given by $F_p = 1/2\Pi \sqrt{LC_T}$ Where $C_T = CC_M / C + C_M$ $C_M = C_1 \parallel C_2$ When $C_T < C$; F_P is > F_S

When $F < F_P$; X_{CM} drops & crystal acts as a short circuit.

Advantages:

- ✓ Simple circuit
- \checkmark Higher order of stability.

Disadvantages;

- ✓ Original oscillations have very limited tuning ranges.
- \checkmark Used only in low power circuits.

9. The open loop voltage gain of an amplifier is 50. It's input impedance is $1K\Omega$. What will be the input impedance when a negative feedback of 10% ia applied to the amplifier? (May/June-2012)

Solution:

 $D=1+\beta A_V=1+0.1\times 50=6$

Assuming oltage series feedback we have

 $R_{if}=R_{iD}=1 K \times 6=6K$

10. Design a Wien bridge oscillator circuit to oscillate at a frequency of 20KHz. (Nov/Dec2015)

Solution: $f = \frac{1}{2\pi Rc}$ $f = 20 \text{ kHz}, \text{ Let } C = 0.01 \mu F$ $f = \frac{1}{2\pi Rc}, R = \frac{1}{2\pi fC} = \frac{1}{2 \times \pi \times 20000 \times 0.01 \times 10^{-6}} = 80 \text{ ohms.}$

11. Sketch the circuit diagram of a two stage capacitor coupled BJT amplifier that uses series voltage negative feedback. Briefly explain hoe the feedback operates (Nov/Dec2015)

3. It is a shunt or nodal sampling and series mixing.

Also cascading means two or more amplifier are connected in series using coupling capacitor or coupling elements. This is shown in fig.



Above fig shows cascaded voltage series amplifier. This analysis of cascaded amplifiers is as follows.

Step 1:

RF and RE1 acts as feedback. The,

- i) β network is directly taken from V₀. Therefore it is called voltage sampled.
- ii) Also β network is not directly connected to base hence it is not shunt mixing and therefore it is series feedback.

Therefore the voltage series feedback X_0, X_S, X_i, X_f are voltages. Then its analysis is as followings.

Step 2 :

$$\beta = \frac{V_f}{V_0}$$
Where $V_f = \left(\frac{V_0}{R_f + R_{E1}}\right) R_{E1}$
Also, $\beta = \frac{\left(\frac{V_0}{R_f + R_{E1}}\right) R_{E1}}{V_0}$

$$\therefore \beta = \frac{R_{E1}}{R_f + R_{E1}}$$

Step 3 : Drawingbasicamplifier.=

(i) For the input circuit goto output and put $X_0 = 0$; i.e., $V_0 = 0$

(ii)Foroutputcircuitgotoinputandput $I_i = 0$

Anyhow, $R_E = R_E ||_R_f$ (or)

$$R_E = \frac{R_{E1}.\ R_f}{R_{E1} + R_f}$$

Also,
$$R_{L2} = R_{C} || (R_f + R_{E1})$$

$$R_{L2} = \frac{R_{C2} \times (R_f + R_{E1})}{R_{C2} + R_f + R_{E1}}$$

This is the basic amplifier equivalent circuit is as in figure 3.40



Here, the first stage is common emitter connection with feedback resistor $R_f and R_{E1}$ is also called *globalfeedback*.

Step 4: Analysis gives the following results in short,

i.e., $D = 1 + A_V \beta$

 $A_{Vf} = \frac{A_V}{D} \text{ or } \frac{A_V}{(1 + A_V \beta)}$

$$R_{if} = R_i \times DorR_i(1 + A_V\beta)$$

 $R_{\rm of} = \frac{R_0}{D} \, {\rm or} \frac{R_0}{(1 + A_{\rm V}\beta)}$

From the above analysis voltage gain with feedback A_{VF} and output resistance R_{0f} is reduced by $(1 + A\beta)$ times, and input resistance (R_{if}) with feedback is increased by $(1 + A\beta)$ times. 12. In colpitts oscillator C1 = 1nF and C2 = 100nF. If the frequency of oscillation is 1 kHz find the value of inductor. Also find the minimum gain required for obtaining sustained oscillations. (May / Jun 2016)

Given data:

C1 = 1nF, C2 = 100nF, Frequency of oscillation f = 100 kHz.

Formulae used:

$$f = \frac{1}{2n} \sqrt{\frac{C1 + C2}{L1C1C2}}, \qquad A_V = \frac{C1}{C2}$$

Frequency of oscillations

$$L = \frac{C1 + C2}{4n^2 f_r^2 C1C2} = \frac{101 \times 10^{-6}}{4n^2 \times (10 \times 1000)^2 \times 100 \times 10^{-12}}$$
$$= \frac{101 \times 10^6}{4n^2 \times (100000)^2} = \frac{101}{3.99} \times 10^{-5} = 25.634 \times 10^{-5} H = 256.34 \mu F$$
$$A_V > \frac{C1}{C2} = \frac{1}{100} = 0.01nF$$

13. Identify the nature of feedback in fig i) Let $R_{C1} = 3$ kohms, $R_{C2} = 500$ ohms, $R_E = 50$ ohms, $R_S = R_F = 1.2$ kohms, hfe = 50, hie = 1.1 kohms, hre = hoe = 0. Determine overall voltage gain (Avf), overall current gain (Aif), input impedance (Rif) and output impedance (Rof) (May / jun 2016)



Current shunt feedback [shunt-series feedback]

The block diagram of current shunt feedback connection is as shown in the fig. in this case the output current is taken as feedback parameter and is fed in parallel with the input circuit. This it is called as current shunt feed configuration. In this configuration, the output parameter is I0 and the input parameter is Ii and the ratio of I0 / Ii becomes current gain thus this configuration behaves like a current amplifier it amplifier the input current at the output.



Let the gain of the amplifier without feedback is $A = \frac{I_0}{I_i}$

Feedback factor = $\beta = \frac{I_f}{I_0}$

From the above fig 18 we know $IS = I_i + I_f$; $I_f = \beta I_0$ and $I_0 = A I_i$ but the gain the amplifier with feedback.

$$A_f = \frac{I_0}{I_S} = \frac{I_i A}{I_i + I_f} = \frac{I_i A}{I_i + \beta I_0} = \frac{I_i A}{I_i + \beta A I_i}$$

Thus $A_F = \frac{A}{1 \mp \beta A}$

Again the gain with feedback is seen is to be reduced by a factor $1 + \beta A$ when negative current shunt feedback is provided.

Input impedance:



Equivalent circuit of current shunt feedback connection

From the figure:

$$I_S = I_i + I_f = \frac{V_i}{R_i} + \beta I_0 = \frac{V_i}{R_i} + \beta A I_i = \frac{V_i}{R_i} + \frac{\beta A I_i}{R_i} = \frac{V_i}{R_i} (1 + A\beta)$$

 $R_{if} = \frac{V_i}{I_s} = \frac{R_i}{1+A\beta}$ = Input resistance of the amplifier with feedback.

Thus the input impedance decreased by the factor $1 + A\beta$

Output impedance:

The output impedance of the current shunt feedback amplifier is calculated as follows. From the fig we get

We know $I_S = I_i + I_f$ or $I_i = I_S - I_F = -I_f$

$$I_i = AI_i + \frac{V_o}{R_o} = \frac{V_o}{R_o} - AI_f = \frac{V_o}{R_o} - A\beta I_o$$

Or $I_o(1 + A\beta) = \frac{V_o}{R_o} or R_f = \frac{V_o}{R_o} = R_o(1 + A\beta)$

Thus the output impedance increased by $(1 + A\beta)$

15.Design a RC phase Shift Oscillator to generate 5KHz sine wave with 20 V peak to Peak amplitude.Assume $h_{fe}=\beta = 150$, C = 1.5nF, hre=1.2K Ω (Nov.Dec 2016)

2.
$$f = \frac{1}{2\pi Rc\sqrt{6}}$$

 $5 \times 10^3 = \frac{1}{2\pi \times 1.5 \times 10^{-9}\sqrt{6} \times R}$
 $R = \frac{1}{2\pi \times 1.5 \times 10^{-9} \times \sqrt{6} \times 5 \times 10^3}$
 $R = 8.67 \ k \ \Omega$

16.When negative voltage feedback is applied to an amplifier of gain 100, theoverall gain falls to 50.Calculate the fraction of the output voltage fedback.If this fraction is maintained, calculate the value of the amplifier gain required if the overall stage gain is to be 75. (Nov/Dec 2017)

(*i*) Gain without feedback,
$$A_v = 100$$

Gain with feedback, $A_{vf} = 50$

Let m_v be the fraction of the output voltage fedback.

Now
$$A_{\rm vf} = \frac{A_{\rm v}}{1 + A_{\rm v} m_{\rm v}}$$

or

or

$$50 = \frac{100}{1 + 100 m_{y}}$$

or

$$m_{\rm v} = \frac{100 - 50}{5000} = 0.01$$

 $50 \pm 5000 m = 100$

(*ii*)
$$A_{vf} = 75; \quad m_v = 0.01; \quad A_v = ?$$

 $A_{vf} = \frac{A_v}{1 + A_v m_v}$

or
$$75 = \frac{A_v}{1 + 0.01 A_v}$$

or
$$75 + 0.75 A_v = A_v$$

$$\therefore \qquad A_{v} = \frac{75}{1 - 0.75} = 300$$

17.A 1 mH inductor is available. Choose the capacitor values in a Colpitts oscillator so that f = 1 MHz and mv = 0.25. (Nov/Dec 2017)

Feedback fraction,
$$m_v = \frac{C_1}{C_2}$$

or $0.25 = \frac{C_1}{C_2}$ $\therefore C_2 = 4C_1$
Now $f = \frac{1}{2\pi \sqrt{LC_T}}$
or $C_T = \frac{1}{L(2\pi f)^2} = \frac{1}{(1 \times 10^{-3})(2\pi \times 1 \times 10^6)^2} = 25.3 \times 10^{-12} \text{ F}$
 $= 25.3 \text{ pF}$
or $\frac{C_1 C_2}{C_1 + C_2} = 25.3 \text{ pF}$ $\left[\because C_T = \frac{C_1 C_2}{C_1 + C_2}\right]$
or $\frac{C_2}{1 + \frac{C_2}{C_1}} = 25.3$
or $\frac{C_2}{1 + 4} = 25.3$ $\therefore C_2 = 25.3 \times 5 = 126.5 \text{ pF}$
and $C_1 = C_2/4 = 126.5/4 = 31.6 \text{ pF}$

18.In Colpitts oscillator, C1 = C2 =C and L=100 X 10-6 H.The frequency of oscillation is 500 KHz.Determine the value of C. (Apr/May 2018)

Solution : The given values are,

Now

÷.

L = 100 µH, C₁ = C₂ = C and f = 500 kHz
f =
$$\frac{1}{2 \pi \sqrt{LC_{eq}}}$$

500×10³ = $\frac{1}{2 \pi \sqrt{100 \times 10^{-6} \times C_{eq}}}$

$$\therefore \quad (500 \times 10^3)^2 = \frac{1}{4 \pi^2 \times 100 \times 10^{-6} \times C_{eq}}$$

:.
$$C_{eq} = 1.0132 \times 10^{-9} F$$

but
$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$
 and $C_1 = C_2 = C$
 $\therefore \qquad C_{eq} = \frac{C \times C}{C + C} = \frac{C}{2}$

∴
$$1.0132 \times 10^{-9} = \frac{C}{2}$$

∴ $C = 2.026 \times 10^{-9} \text{ F} = 2.026 \text{ nF}$

19. In Colpitts Oscillator, the desired frequency is 500 KHz.Find the value of L. Assume C= 1000pF. (Apr/May 2018)

Solution:

:.
$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2} = 500 \text{ pF}$$

The frequency is given by,

$$f = \frac{1}{2\pi\sqrt{L C_{eq}}}$$

$$\therefore \qquad 500 \times 10^{3} = \frac{1}{2\pi\sqrt{L \times 500 \times 10^{-12}}}$$

$$\therefore \qquad (500 \times 10^{3})^{2} = \frac{1}{4\pi^{2} [L \times 500 \times 10^{-12}]}$$

$$\therefore \qquad L = 202.642 \,\mu\text{H}$$

Question Paper Code : 50432

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2017 Second/Third Semester Electrical and Electronics Engineering EC 6202 – ELECTRONIC DEVICES AND CIRCUITS (Common to Biomedical Engineering/Electronics and Instrumentation Engineering/Instrumentation and Control Engineering/Medical Electronics/ Robotics and Automation Engineering) (Regulations 2013)

Time : Three Hours

www.recentquestion paper.com

Maximum : 100 Marks

PART - A

(10x2=20 Marks)

1. Find the current I in the following circuit.



Assume the diodes to be of silicon and forward resistance of diodes to be zero.

- 2. What is diffusion capacitance?
- 3. State the advantages of FET over BJT.
- 4. Draw the structure of UJT.
- 5. In a common base connection, current amplification factor is 0.9. If the emitter current is 1 mA, find the value of base current.
- 6. Define transconductance of MOSFET.
- 7. A multistage amplifier employs five stages each of which has a power gain of 30. What is the total gain of the amplifier in db?

- 8. What is thermal runaway ?
- 9. An amplifier has a current gain of 240 and input impedance of 15 k Ω without feedback. If negative current feedback (current attenation = 0.015) is applied, what will be the input impedance of the amplifier?

10	. What	at are the essential blocks of a transistor oscillator ?	
		PART – B WWW.recentation (5×13=65 Ma	rks)
11	a) i	Explain the working of a bridge rectifier circuit. Discuss its advantages over centre-tap full wave rectifier circuit.	(7)
	ii)	Over what range of input voltage will the zener in a voltage regulator in circuit maintain 30 V across 2000Ω load, assuming that series resistance $R = 200 \Omega$ and zener current rating is 25 mA?	(6)
		(OR)	(0)
	b) i)	Explain the working, advantages and applications of LED and laser diodes	(10)
	ii)	What value of series resistor is required to limit the current through a LED to 20 mA with a forward voltage drop of 1.6 V when connected to a 10V supply?	(3)
12.	a) i)	Explain the working of a depletion mode MOSFET. Draw and explain its VI characteristics.	(8)
	ii)	Explain the emitter bias method used in transistor amplifier circuits.	(5)
	b) i)	(OR) Explain the working of a thyristor.	(7)
	ii)	In an transistor amplifier using voltage divider bias, the operating point is chosen such that I_C = 2mA, V_{CE} = 3V. If R_C = 2.2 k Ω , V_{CC} = 9V and β = 50, find the values of bias resistors and R_E . Assume V_{BE} = 0.3V and current through the bias resistors is $10I_B$.	(6)
13.	a) i)	Explain the working of a common emitter amplifier.	(9)
	ii)	The data sheet of an enhancement MOSFET gives $I_{D(on)} = 500$ mA at $V_{GS} = 10$ V and $V_{GS (th)} = 1$ V. Find the drain current for $V_{GS} = 5$ V. (OR)	(4)
	b) i)	Make a high frequency analysis of a common source amplifier.	(6)
	ii)	Compare the characteristics of CB, CE and CC amplifiers.	(7)

900 - 1 1 - 12 - 4

14	a) i)	Explain the working of a differential amplifier.	(8)
	ii)	Compare voltage and power amplifiers.	(5)
		(OR)	
	b) i)	Explain the working of class C power amplifier.	(7)
	ii)	Discuss the advantages and disadvantages of an amplifiers.	y three classes of power (6)
15.	a) i)	Explain the working of Wien bridge oscillator.	www.recentquestion paper.com
	ii)	Discuss the advantages of negative current feedly amplifiers.	back on the performance of (4)
	iii)	When negative voltage feedback is applied to an overall gain falls to 50. Find the fraction of the this fraction is maintained, find the value of the the overall stage gain is to be 75.	a amplifier of gain 100, the output voltage feedback. If amplifier gain required if (4)
		(OR)	
	b) i)	Explain the working of a phase shift oscillator. D disadvantages.	iscuss its advantages and (8)
	ii)	A 1 mH inductor is available. Choose the connect	or voluce in a coloitte
	11/	oscillator so that $f = 1$ MHz and feedback fraction	is 0.25. (5)
		PART – C	(1×15=15 Marks)
16.	a) T au ci tł	here is an application which needs the output volt n appropriate diode/device, that would ensure this rcuit, describe how it regulates voltage. Consider ne circuit with appropriate values of components in	age to be regulated. Choose operation with appropriate a specific example, design volved. State the important
	co	onstraints that need to be considered.	(15)

(15)

(OR)

b) When a portion of the output signal is fed to input, as you are aware, feedback is generated. Distinguish between negative feedback and positive feedback and elaborate on their individual advantages. How different parameters of an amplifier (say) will be affected by these two types of feedback? (15)

4

224

Reg. No. : [4 2 1 6 1 5 1 0 5 0 5 6

Question Paper Code : 40950

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2018 Second/Third Semester Electrical and Electronics Engineering EC 6202 – ELECTRONIC DEVICES AND CIRCUITS (Common to : Biomedical Engineering/Electronics and Instrumentation Engineering/ Instrumentation and Control Engineering/Medical Electronics/Robotics and Automation Engineering) (Regulations 2013)

Time : Three Hours

Maximum : 100 Marks

Answer ALL questions

PART – A

(10×2=20 Marks)

1. What is diffusion capacitance of PN junction ?

2. What is hole current in PN diode ?

3. Compare JFET and BJT.

4. What is break over voltage of SCR?

5. Draw h-model of BJT in CB configuration.

6. What is source follower?

7. What is cross over distortion ?

8. Write the advantages of push pull amplifier.

9. Which type of feedback circuit increases gain of amplifier ?

10. Write the expression for frequency of oscillation of RC phase shift oscillator.

40950	-2	(5×13=65 Marks)	
0.00	PART – B (5×13=65 Mar		
11. a)	Explain the working of full wave rectifier and derive expression for ripple factor, voltage, current, efficiency, PIV and transformer utilization factor.	(13)	
	(OR)		
b)	Briefly discuss the following : i) LED		
	ii) Laser Diode.	(6+7)	
12. a)	With neat diagram explain the working of enhancement MOSFET and depletion MOSFET with its necessary characteristics curve.	(13)	
	(OR)		
b)	Describe the working of SCR with necessary diagram and its V-I characteristic curve.	(13)	
13. a)	Draw the h-parameter model of CE amplifier and derive its voltage gain, currer gain, input impedance and output impedance.	it (13)	
	(OR)		
b)	Explain the mid band analysis of single stage CE, CB and CC amplifiers.	(13)	
14. a)	 Explain briefly about working of BJT emitter coupled differential amplifier. 	(6)	
	ii) What is CMRR? Derive expression for common mode and differential m gain of differential amplifier.	ode (7)	
	(OR)		
b	What is neutralization ? Explain any 2 methods of neutralization techni with necessary circuit diagram.	ques (13)	
15. a)	Explain the construction and working of Hartely oscillator and derive t expression for frequency of oscillation.	he (13)	
	(OR)		
b) Explain the construction and working of Colpitts oscillator and derive expression for frequency of oscillation.	the (13)	

13

1

_s- 40950 PART - C (1×15=15 Marks)

16. a) The hybrid parameters for CE amplifier are $h_{ie} = 1000 \Omega$, $h_{fe} = 150$, $h_{re} = 1.2 \times 10^{-4}$, $h_{oe} = 25 \times 10^{-6}$ ohms. The transistor has load resistance of 10K Ω in collector and supplied from signal source of resistance 5K Ω . Calculate the values of input impedance, output impedance, current gain and voltage gain.

(OR)

- b) i) In a Colpitts oscillator, C1 = C2 = C and $L = 100 \times 10^{-6}$ H. The frequency of oscillation is 500 KHz. Determine the value of C. (8)
 - ii) In Colpitts oscillator, the desired frequency is 500 KHz. Find the value of L Assume C = 1000 pF.
 (7)

1

4